

DATA SHEET

TDA9819

Multistandard vision and sound-IF
PLL with DVB-IF processing

Product specification
Supersedes data of 1996 Aug 02
File under Integrated Circuits, IC02

1998 Jul 14

Multistandard vision and sound-IF PLL with DVB-IF processing

TDA9819

FEATURES

- 5 V supply voltage
- Applicable for IF frequencies of 38.9 MHz and 45.75 MHz
- Two switched VIF inputs, gain controlled wide band VIF-amplifier (AC-coupled)
- True synchronous demodulation with active carrier regeneration (very linear demodulation, good intermodulation figures, reduced harmonics and excellent pulse response)
- VCO frequency switchable between TV (M or BG/L) IF-picture carrier and Digital Video Broadcast (DVB) frequency
- Separate video amplifier for sound trap buffering with high video bandwidth
- VIF AGC detector for gain control, operating as peak sync detector for M and B/G and peak white detector for L; controlled reaction time for L
- Tuner AGC with adjustable takeover point (TOP)
- AFC detector without extra reference circuit
- SIF input for single reference QSS mode (PLL controlled); SIF AGC detector for gain controlled SIF amplifier; single reference QSS mixer able to operate in high performance single reference QSS mode
- AC-coupled limiter amplifier for sound intercarrier signal
- Alignment-free FM-PLL demodulator with high linearity
- AM demodulator without extra reference circuit
- Stabilizer circuit for ripple rejection and to achieve constant output signals.

DVB functions

- Gain controlled IF-amplifier
- Mixer for DVB-IF
- VCO for QAM carrier recovery
- External VCO control for DVB
- Internal and external AGC for DVB
- DVB output level adjust via AGC adjust
- High level DVB operational output amplifier.

GENERAL DESCRIPTION

The TDA9819 is an integrated circuit for multistandard vision and sound-IF signal processing with single reference PLL demodulator combined with the signal stages for DVB-IF processing.

ORDERING INFORMATION

TYPE NUMBER	PACKAGE		
	NAME	DESCRIPTION	VERSION
TDA9819	SDIP32	plastic shrink dual in-line package; 32 leads (400 mil)	SOT232-1
TDA9819T	SO32	plastic small outline package; 32 leads; body width 7.5 mm	SOT287-1

Multistandard vision and sound-IF PLL with DVB-IF processing

TDA9819


QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V_P	supply voltage		4.5	5.0	5.5	V
I_P	supply current		81	100	121	mA
$V_{i\text{ VIF(rms)}}$	vision IF input signal voltage sensitivity (RMS value)	−1 dB video at output	–	60	100	μV
$V_{o\text{ CVBS(p-p)}}$	CVBS output signal voltage (peak-to-peak value)		1.7	2.0	2.3	V
B (M, BG/L)	−3 dB video bandwidth on pin 10	M, B/G and L standard; $C_L < 20\text{ pF}$; $R_L > 1\text{ k}\Omega$; AC load	7	8	–	MHz
S/N (W)	weighted signal-to-noise ratio for video		56	60	–	dB
$\alpha_{1.1}$	intermodulation attenuation at 'blue'	$f = 1.1\text{ MHz}$	58	64	–	dB
$\alpha_{3.3}$	intermodulation attenuation at 'blue'	$f = 3.3\text{ MHz}$	58	64	–	dB
α_H	suppression of harmonics in video signal		35	40	–	dB
$V_{i\text{ SIF(rms)}}$	sound-IF input signal voltage sensitivity (RMS value)	−3 dB at intercarrier output	–	70	100	μV
$V_{o(rms)}$	audio output signal voltage for FM (RMS value)	M and B/G standard; 25 kHz frequency deviation	–	0.5	–	V
	audio output signal voltage for AM (RMS value)	L standard; 54% modulation	–	0.5	–	V
THD	total harmonic distortion					
	FM	25 kHz frequency deviation	–	0.15	0.5	%
	AM	54% modulation	–	0.5	1.0	%
S/N (W)	weighted signal-to-noise ratio					
	FM	25 kHz frequency deviation	–	60	–	dB
	AM	54% modulation	47	53	–	dB

Multistandard vision and sound-IF PLL with DVB-IF processing

TDA9819

BLOCK DIAGRAM



(1) See switch logic Table 2.

Fig.1 Block diagram.

Multistandard vision and sound-IF PLL with DVB-IF processing

TDA9819

PINNING

SYMBOL	PIN	DESCRIPTION
$V_{i\text{ VIF1}}$	1	VIF differential input signal voltage 1
$V_{i\text{ VIF2}}$	2	VIF differential input signal voltage 2
C_{BL}	3	black level detector
$V_{i\text{ VIF3}}$	4	VIF differential input signal voltage 3
$V_{i\text{ VIF4}}$	5	VIF differential input signal voltage 4
TADJ	6	tuner AGC takeover adjust (TOP)
T_{PLL}	7	PLL loop filter
C_{SAGC}	8	SIF AGC capacitor
STD	9	standard switch input
$V_{o\text{ CVBS}}$	10	2 V CVBS output signal voltage
VCOADJ	11	VCO adjust BG/L/M
$V_{o\text{ AF}}$	12	audio voltage frequency output
$V_{\text{AGC(ext)}}$	13	external AGC voltage (DVB)
C_{AF}	14	AF decoupling capacitor
AGCADJ	15	AGC adjust (DVB)
$V_{\text{VCO(ext)}}$	16	external VCO control voltage (DVB)
$V_{i\text{ FM}}$	17	sound intercarrier input
DVB	18	DVB output
TAGC	19	tuner AGC output
$V_{o\text{ QSS}}$	20	single reference QSS output voltage
$V_{o(vid) }$	21	composite video output voltage
$V_{i(vid) }$	22	video buffer input voltage
AFC	23	AFC output
VCO1	24	VCO1 reference circuit for $2f_{\text{PC}}$
VCO2	25	VCO2 reference circuit for $2f_{\text{PC}}$
C_{ref}	26	$\frac{1}{2}V_{\text{P}}$ reference capacitor
GND	27	ground
C_{VAGC}	28	VIF AGC capacitor
V_{P}	29	supply voltage (+5 V)
INSWI	30	VIF input switch
$V_{i\text{ SIF1}}$	31	SIF differential input signal voltage 1
$V_{i\text{ SIF2}}$	32	SIF differential input signal voltage 2




Fig.2 Pin configuration (SDIP32).

Multistandard vision and sound-IF PLL with DVB-IF processing

TDA9819

FUNCTIONAL DESCRIPTION

Vision IF amplifier and input switch

The vision IF amplifier consists of three AC-coupled differential amplifier stages. Each differential stage comprises a feedback network controlled by emitter degeneration to control the IF gain. The first differential stage is extended by two pairs of emitter followers to provide two IF input channels. The VIF input can be selected by pin 30.

Tuner and VIF AGC

The AGC capacitor voltage is transferred to an internal IF control signal, and is fed to the tuner AGC to generate the tuner AGC output current (open-collector output). The tuner AGC takeover point can be adjusted. This allows the tuner and the SWIF filter to be matched to achieve the optimum IF input level.

The AGC detector charges/discharges the AGC capacitor to the required voltage for setting of VIF and tuner gain in order to keep the video signal at a constant level. Therefore for negative video modulation the sync level and for positive video modulation the peak white level of the video signal is detected. In order to reduce the reaction time for positive modulation, where a very large time constant is needed, an additional level detector increases the discharging current of the AGC capacitor (fast mode) in the event of a decreasing VIF amplitude step. The additional level information is given by the black-level detector voltage.

Frequency Phase Locked Loop detector (FPLL)

The VIF-amplifier output signal is fed into a frequency detector and into a phase detector via a limiting amplifier. During acquisition the frequency detector produces a DC current proportional to the frequency difference between the input and the VCO signal. After frequency lock-in the phase detector produces a DC current proportional to the phase difference between the VCO and the input signal. The DC current of either frequency detector or phase detector is converted into a DC voltage via the loop filter, which controls the VCO frequency. In the event of positive modulated signals the phase detector is gated by composite sync in order to avoid signal distortion for overmodulated VIF signals.

VCO, Travelling Wave Divider (TWD) and AFC

The VCO operates with a resonance circuit (with L and C in parallel) at double the PC frequency. The VCO is controlled by two integrated variable capacitors. The control voltage required to tune the VCO from its free-running frequency to actually double the PC frequency is generated by the frequency phase detector (FPLL) and fed via the loop filter to the first variable capacitor. This control voltage is amplified and converted into a current which represents the AFC output signal. The VCO centre frequency can be decreased by activating an additional internal capacitor. With a variable resistor at VCOADJ (pin 11) the frequency for the M, B/G and L mode can be tuned to the picture carrier frequency. At centre frequency the AFC output current is equal to zero.

The oscillator signal is divided-by-two with a TWD which generates two differential output signals with a 90 degree phase difference independent of the frequency.

Video demodulator and amplifier

The video demodulator is realized by a multiplier which is designed for low distortion and large bandwidth. The vision IF input signal is multiplied with the 'in phase' signal of the travelling wave divider output. In the demodulator stage the video signal polarity can be switched in accordance with the TV standard.

The demodulator output signal is fed via an integrated low-pass filter for attenuation of the carrier harmonics to the video amplifier. The video amplifier is realized by an operational amplifier with internal feedback and high bandwidth. A low-pass filter is integrated to achieve an attenuation of the carrier harmonics for M, B/G and L standard. The standard dependent level shift in this stage delivers the same sync level for positive and negative modulation. The video output signal is 1 V (p-p) for nominal vision IF modulation.

Video buffer

For an easy adaption of the sound traps an operational amplifier with internal feedback is used in the event of M, B/G and L standard. This amplifier is featured with a high bandwidth and 7 dB gain. The input impedance is adapted for operating in combination with ceramic sound traps. The output stage delivers a nominal 2 V (p-p) positive video signal. Noise clipping is provided.

Multistandard vision and sound-IF PLL with DVB-IF processing

TDA9819

SIF amplifier and AGC

The sound IF amplifier consists of two AC-coupled differential amplifier stages. Each differential stage comprises a controlled feedback network provided by emitter degeneration.

The SIF AGC detector is related to the SIF input signals (average level of AM or FM carriers) and controls the SIF amplifier to provide a constant SIF signal to the AM demodulator and single reference QSS mixer. The SIF AGC reaction time is set to 'slow' for nominal video conditions. But with a decreasing VIF amplitude step the SIF AGC is set to 'fast' mode controlled by the VIF AGC detector. In FM mode this reaction time is also set to 'fast' controlled by the standard switch.

Single reference QSS mixer

The single reference QSS mixer is realized by a multiplier. The SIF amplifier output signal is fed to the single reference QSS mixer and converted to intercarrier frequency by the regenerated picture carrier (VCO). The mixer output signal is fed via a high-pass for attenuation of the video signal components to the output pin 20. With this system a high performance hi-fi stereo sound processing can be achieved.

For a simplified application without a sound-IF SAW filter the single reference QSS mixer can be switched to the intercarrier mode by connecting pins 31 and 32 to ground (see note 18 of Chapter "Characteristics").

In this mode the sound-IF passes the VIF SAW filter and the composite IF signal is fed to the single reference QSS mixer. This IF signal is multiplied by the 90° TWD output signal for converting the sound-IF to intercarrier frequency. By using this quadrature detection, the low frequency video signals are removed.

Due to the sound-IF attenuation in the VIF filter (sound shelf), the audio signal-to-noise (S/N) figure decreases.

AM demodulator

The AM demodulator (French L standard) is realized by a multiplier. The modulated SIF amplifier output signal is multiplied in phase with the limited (AM is removed) SIF amplifier output signal. The demodulator output signal is fed via an integrated low-pass filter for attenuation of the carrier harmonics to the AF amplifier.

FM detector

The FM detector consists of a limiter, an FM-PLL and an AF amplifier. The limiter provides the amplification and limitation of the FM sound intercarrier signal before demodulation. The result is high sensitivity and AM suppression. The amplifier consists of 7 stages which are internally AC-coupled in order to minimize the DC offset and to save pins for DC decoupling.

The FM-PLL consists of an integrated relaxation oscillator, an integrated loop filter and a phase detector. The oscillator is locked to the FM intercarrier signal, output from the limiter. As a result of locking, the oscillator frequency tracks with the modulation of the input signal and the oscillator control voltage is superimposed by the AF voltage. The FM-PLL operates as an FM-demodulator.

The AF amplifier consists of two parts:

1. The AF preamplifier for FM sound is an operational amplifier with internal feedback, high gain and high common mode rejection. The AF voltage from the PLL demodulator, by principle a small output signal, is amplified by approximately 30 dB. The low-pass characteristic of the amplifier reduces the harmonics of the intercarrier signal at the sound output terminal. An additional DC control circuit is implemented to keep the DC level constant, independent of process spread.
2. The AF output amplifier (10 dB) provides the required output level by a rail-to-rail output stage. This amplifier makes use of an input selector for switching to AM/FM or mute state, controlled by the standard switching voltage and the mute switching voltage.

Internal voltage stabilizer and $\frac{1}{2}V_P$ reference

The band gap circuit internally generates a voltage of approximately 1.25 V, independent of supply voltage and temperature. A voltage regulator circuit, connected to this voltage, produces a constant voltage of 3.6 V which is used as an internal reference voltage.

For all audio output signals the constant reference voltage cannot be used because large output signals are required. Therefore these signals refer to half the supply voltage to achieve a symmetrical headroom, especially for the rail-to-rail output stage. For ripple and noise attenuation the $\frac{1}{2}V_P$ voltage has to be filtered via a low-pass filter by using an external capacitor together with an integrated resistor ($f_g = 5$ Hz). For a fast setting to $\frac{1}{2}V_P$ an internal start-up circuit is added.

Multistandard vision and sound-IF PLL with DVB-IF processing

TDA9819

DVB mixer

The VCO can be controlled by an external DC signal to provide a carrier for the down-conversion of the DVB-IF signal. The VCO frequency as a function of the voltage at pin 16 is given in Figs 10 and 11.

DVB AGC

For the DVB operation a peak AGC detector is activated. The peak value of (digital) QAM signal is detected and controlled to a constant value by the variable VIF amplifier. The detector bandwidth is adapted to the signal frequency (3 to 11 MHz). The external AGC time constant is given by the VIF AGC capacitor at pin 28.

The DVB output signal $V_{O\ DVB}$ can be adjusted in a range of ± 3 dB by a control voltage ΔV_{adj} at pin 15. The internal AGC can be switched off (see Table 2) and the IF gain can be controlled by an external voltage at pin 13. The tuner AGC is active in both instances.

DVB output buffer

The output buffer for the DVB signal has a high bandwidth and 0 dB gain. An inverting configuration was chosen to obtain minimum distortion. For non-DVB standards the buffer is switched to a mute to reduce the output signal level.

LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_P	supply voltage (pin 29)	maximum chip temperature of 125 °C; note 1	0	7.0	V
V_n	voltage at pins 1 to 9, 11 to 13, 15, 16, 19, 22, 23 and 28 to 32		0	V_P	V
$t_{sc(max)}$	maximum short-circuit time		–	10	s
V_{19}	tuner AGC output voltage		0	13.2	V
T_{stg}	storage temperature		–25	+150	°C
T_{amb}	operating ambient temperature		–20	+70	°C
V_{es}	electrostatic handling voltage	note 2	–300	+300	V

Notes

- $I_P = 125$ mA; $T_{amb} = 70$ °C; $R_{th(j-a)} = 60$ K/W.
- Machine model class B.

THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	VALUE	UNIT
$R_{th(j-a)}$	thermal resistance from junction to ambient	in free air	60	K/W

Multistandard vision and sound-IF PLL with DVB-IF processing

TDA9819

CHARACTERISTICS

$V_P = 5\text{ V}$; $T_{\text{amb}} = 25\text{ °C}$; see Table 1 for input frequencies and level; input level $V_{i\text{IF}1-2, 4-5} = 10\text{ mV}$ RMS value (sync-level for M and B/G, peak white level for L); video modulation DSB; residual carrier M and B/G: 10%; L = 3%; video signal in accordance with "CCIR, line 17"; measurements taken in Fig.12; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Supply (pin 29)						
V _P	supply voltage	note 1	4.5	5.0	5.5	V
I _P	supply current	M, B/G and L standard	89	105	121	mA
		DVB	81	96	111	mA
Vision IF amplifier (pins 1, 2, 4 and 5)						
V _{i VIF(rms)}	input signal voltage sensitivity (RMS value)	M, B/G and L standard; −1 dB video at output	–	60	90	μV
V _{i max(rms)}	maximum input signal voltage (RMS value)	M, B/G and L standard; +1 dB video at output	140	200	–	mV
ΔV _{o(int)}	internal IF amplitude difference between picture and sound carrier	within AGC range; Δf = 5 MHz	–	0.7	1	dB
G _{IF}	IF gain control range	see Fig.3	65	70	–	dB
R _{i(diff)}	differential input resistance	note 2; input activated	1.7	2.2	2.7	kΩ
C _{i(diff)}	differential input capacitance	note 2; input activated	1.2	1.7	2.5	pF
V _{1, 2, 4, 5}	DC input voltage	note 2; input activated	–	3.3	–	V
R _i	input resistance to ground	note 2; input not activated	–	1.1	–	kΩ
V _{1, 2, 4, 5}	DC input voltage	note 2; input not activated	–	0.2	–	V
α _{i IF}	crosstalk attenuation of IF input switch at pins 1, 2, 4 and 5	notes 2 and 3	55	60	–	dB
True synchronous video demodulator; note 4						
f _{VCO(max)}	maximum oscillator frequency for carrier regeneration	f = 2f _{PC}	125	130	–	MHz
$\frac{\Delta f_{osc}}{\Delta T}$	oscillator drift as a function of temperature	free-running oscillator; I _{AFC} = 0; note 5	–	–	±20	ppm/K
V _{0 ref(rms)}	oscillator voltage swing between pins 24 and 25 (RMS value)		–	60	–	mV
f _{PC CR}	vision carrier capture range	M standard	±1.0	±1.25	–	MHz
		B/G and L standard	±1.35	±1.6	–	MHz
Δf _{PC(fr)}	vision carrier frequency accuracy (free-running)	M standard	–	±150	±300	kHz
		B/G and L standard	–	±200	±400	kHz
Δf _{PC(alg)}	frequency alignment range	I _{AFC} = 0; M standard	±300	±400	–	kHz
		I _{AFC} = 0; B/G and L standard	±400	±600	–	kHz
t _{acq}	acquisition time	BL = 70 kHz; note 6	–	–	30	ms
V _{i VIF(rms)}	VIF input signal voltage sensitivity for PLL to be locked (RMS value; pins 1, 2, 4 and 5)	maximum IF gain; note 7	–	60	90	μV

Multistandard vision and sound-IF PLL with DVB-IF processing

TDA9819

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$I_{FPLL(offset)}$	FPLL offset current at pin 7	note 8	–	–	± 4.5	μA
Composite video amplifier (pin 21; sound carrier off)						
$V_{o\ video(p-p)}$	output signal voltage (peak-to-peak value)	see Fig.8	0.88	1.0	1.12	V
$V_{21(sync)}$	sync voltage level		–	1.5	–	V
$V_{21(clu)}$	upper video clipping voltage level		$V_P - 1.1$	$V_P - 1$	–	V
$V_{21(cil)}$	lower video clipping voltage level		–	0.7	0.9	V
$R_{o,21}$	output resistance	note 2	–	–	10	Ω
$I_{int\ 21}$	internal DC bias current for emitter-follower		1.6	2.0	–	mA
$I_{21\ max(sink)}$	maximum AC and DC output sink current		1.0	–	–	mA
$I_{21\ max(source)}$	maximum AC and DC output source current		2.0	–	–	mA
B_{-1}	–1 dB video bandwidth	$C_L < 50\ pF$; $R_L > 1\ k\Omega$; AC load	5	6	–	MHz
B_{-3}	–3 dB video bandwidth	$C_L < 50\ pF$; $R_L > 1\ k\Omega$; AC load	7	8	–	MHz
α_H	suppression of video signal harmonics	$C_L < 50\ pF$; $R_L > 1\ k\Omega$; AC load; note 9	35	40	–	dB
PSRR	power supply ripple rejection at pin 21	video signal; grey level; see Fig.9 M and B/G standard L standard	32 26	35 30	– –	dB dB
CVBS buffer amplifier (only) and noise clipper (pins 10 and 22)						
$R_{i,22}$	input resistance	note 2	2.6	3.3	4.0	$k\Omega$
$C_{i,22}$	input capacitance	note 2	1.4	2	3.0	pF
$V_{I,22}$	DC input voltage		1.5	1.8	2.1	V
G_V	voltage gain	M, B/G and L standard; note 10	6.5	7	7.5	dB
$V_{10(clu)}$	upper video clipping voltage level		3.9	4.0	–	V
$V_{10(cil)}$	lower video clipping voltage level		–	1.0	1.1	V
$R_{o,10}$	output resistance	note 2	–	–	10	Ω
$I_{int\ 10}$	DC internal bias current for emitter-follower		2.0	2.5	–	mA
$I_{o,10\ max(sink)}$	maximum AC and DC output sink current		1.4	–	–	mA
$I_{o,10\ max(source)}$	maximum AC and DC output source current		2.4	–	–	mA
B_{-1}	–1 dB video bandwidth	$C_L < 20\ pF$; $R_L > 1\ k\Omega$; AC load	8.4	11	–	MHz
B_{-3}	–3 dB video bandwidth	$C_L < 20\ pF$; $R_L > 1\ k\Omega$; AC load	11	14	–	MHz

Multistandard vision and sound-IF PLL with DVB-IF processing

TDA9819

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Measurements from IF input to CVBS output (pin 10; 330 Ω between pins 21 and 22, sound carrier off)						
V_o CVBS(p-p)	CVBS output signal voltage on pin 10 (peak-to-peak value)	note 10	1.7	2.0	2.3	V
V_o CVBS(sync)	sync voltage level	M and B/G standard	–	1.35	–	V
		L standard	–	1.35	–	V
ΔV_o	deviation of CVBS output signal voltage at M and B/G standard	50 dB gain control	–	–	0.5	dB
		30 dB gain control	–	–	0.1	dB
$\Delta V_o(\text{blBG})$	black level tilt in M and B/G standard	gain variation; note 11	–	–	1	%
$\Delta V_o(\text{blL})$	black level tilt for worst case in L standard	vision carrier modulated by test line (VITS) only; gain variation; note 11	–	–	1.9	%
G_{diff}	differential gain	"CCIR, line 330"	–	2	5	%
ϕ_{diff}	differential phase	"CCIR, line 330"	–	1	2	deg
B_{-1}	–1 dB video bandwidth	$C_L < 20$ pF; $R_L > 1$ k Ω ; AC load; M, B/G and L standard	5	6	–	MHz
B_{-3}	–3 dB video bandwidth	$C_L < 20$ pF; $R_L > 1$ k Ω ; AC load; M, B/G and L standard	7	8	–	MHz
S/N (W)	weighted signal-to-noise ratio	see Fig.5 and note 12	56	60	–	dB
S/N	unweighted signal-to-noise ratio	see Fig.5 and note 12	49	53	–	dB
$IM\alpha_{1.1}$	intermodulation attenuation at 'blue'	$f = 1.1$ MHz; see Fig.6 and note 13	58	64	–	dB
	intermodulation attenuation at 'yellow'	$f = 1.1$ MHz; see Fig.6 and note 13	60	66	–	dB
$IM\alpha_{3.3}$	intermodulation attenuation at 'blue'	$f = 3.3$ MHz; see Fig.6 and note 13	58	64	–	dB
	intermodulation attenuation at 'yellow'	$f = 3.3$ MHz; see Fig.6 and note 13	59	65	–	dB
$\alpha_{c(\text{rms})}$	residual vision carrier (RMS value)	fundamental wave and harmonics; M, B/G and L standard	–	2	10	mV
$\alpha_{H(\text{sup})}$	suppression of video signal harmonics	note 9	35	40	–	dB
$\alpha_{H(\text{spur})}$	spurious elements	note 14	40	–	–	dB
PSRR	power supply ripple rejection at pin 10	video signal; grey level; see Fig.9				
		M and B/G standard	25	28	–	dB
		L standard	20	23	–	dB

Multistandard vision and sound-IF PLL with DVB-IF processing

TDA9819

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
VIF-AGC detector (pin 28)						
I ₂₈	charging current	M, B/G and L standard; note 11	0.75	1	1.25	mA
	additional charging current	L standard in event of missing VITS pulses and no white video content	1.9	2.5	3.1	μA
	discharging current	M and B/G standard	15	20	25	μA
		normal mode L	225	300	375	nA
		fast mode L	30	40	50	μA
t _{resp}	AGC response to an increasing VIF step	M, B/G and L standard; note 15	–	–	0.1	ms/dB
	AGC response to a decreasing VIF step	M and B/G standard	–	2.2	3.5	ms/dB
		fast mode L	–	1.1	1.8	ms/dB
		normal mode L; note 15	–	150	240	ms/dB
ΔIF	VIF amplitude step for activating fast AGC mode	L standard	–2	–6	–10	dB
V _{3(th)}	threshold voltage level additional charging current	see Fig.8				
		L standard	–	1.95	–	V
		L standard; fast mode L	–	1.65	–	V
Tuner AGC (pin 19)						
V _{i(rms)}	IF input signal voltage for minimum starting point of tuner takeover (RMS value)	input at pins 1, 2, 4 and 5; R _{TOP} = 22 kΩ; I ₁₉ = 0.4 mA	–	2	5	mV
	IF input signal voltage for maximum starting point of tuner takeover (RMS value)	input at pins 1, 2, 4 and 5; R _{TOP} = 0 Ω; I ₁₉ = 0.4 mA	50	100	–	mV
V _{o,19}	permissible output voltage	from external source; note 2	–	–	13.2	V
V _{sat,19}	saturation voltage	I ₁₉ = 1.5 mA	–	–	0.2	V
$\frac{\Delta V_{TOP,19}}{\Delta T}$	variation of takeover point by temperature	I ₁₉ = 0.4 mA	–	0.03	0.07	dB/K
I _{19(sink)}	sink current	see Fig.3				
		no tuner gain reduction; V ₁₉ = 13.2 V	–	–	5	μA
		maximum tuner gain reduction	1.5	2	2.6	mA
ΔG _{IF}	IF slip by automatic gain control	tuner gain current from 20 to 80%	–	6	8	dB

Multistandard vision and sound-IF PLL with DVB-IF processing

TDA9819

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
AFC circuit (pin 23); see Fig.7 and note 16						
S_{USA}	control steepness $\Delta I_{23}/\Delta f$	$f_0 = 45.75$ MHz; see Fig.12 and note 17	0.6	0.91	1.2	$\mu A/kHz$
S_{EUR}		$f_0 = 38.9$ MHz; see Fig.12 and note 17	0.5	0.72	1.0	$\mu A/kHz$
$\frac{\Delta f_{IF}}{\Delta T}$	frequency variation by temperature	$I_{AFC} = 0$; note 5	–	–	± 20	ppm/K
$V_{0,23}$	output voltage upper limit	see Fig.7	$V_P - 0.6$	$V_P - 0.3$	–	V
	output voltage lower limit	see Fig.7	–	0.3	0.6	V
$I_{0,23(source)}$	output source current		150	200	250	μA
$I_{0,23(sink)}$	output sink current		150	200	250	μA
$\Delta I_{23(p-p)}$	residual video modulation current (peak-to-peak value)	M, B/G and L standard	–	20	30	μA
Sound IF amplifier (pins 31 and 32); note 18						
$V_{i SIF(rms)}$	input signal voltage sensitivity (RMS value)	FM mode; –3 dB at intercarrier output pin 20	–	40	70	μV
		AM mode; –3 dB at AF output pin 12	–	80	110	μV
$V_{i max(rms)}$	maximum input signal voltage (RMS value)	FM mode; +1 dB at intercarrier output pin 20	40	80	–	mV
		AM mode; +1 dB at AF output pin 12	100	160	–	mV
G_{SIFcr}	SIF gain control range	FM and AM mode; see Fig.4	59	64	–	dB
$R_{i(diff)}$	differential input resistance	note 2	1.7	2.2	2.7	k Ω
$C_{i(diff)}$	differential input capacitance	note 2	1.2	1.7	2.5	pF
$V_{I(31,32)}$	DC input voltage		–	3.4	–	V
$\alpha_{SIF,VIF}$	crosstalk attenuation between SIF and VIF input	between pins 1, 2, 4 and 5 and pins 31 and 32; notes 2 and 3	50	–	–	dB
SIF-AGC detector (pin 8)						
I_g	charging current	FM mode	8	12	16	μA
		AM mode	0.8	1.2	1.6	μA
	discharging current	FM mode	8	12	16	μA
		normal mode AM	1	1.4	1.8	μA
		fast mode AM	60	85	110	μA

Multistandard vision and sound-IF PLL with DVB-IF processing

TDA9819

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Single reference QSS intercarrier mixer (M and B/G standard; pin 20); note 18						
$V_{O(rms)}$	IF intercarrier level (RMS value)	SC ₁ ; sound carrier 2 off	75	100	125	mV
B_{-3}	–3 dB intercarrier bandwidth	upper limit	7.5	9	–	MHz
$\alpha_{SC(rms)}$	residual sound carrier (RMS value)	fundamental wave and harmonics	–	2	–	mV
$R_{O,20}$	output resistance	note 2	–	10	20	Ω
$V_{O,20}$	DC output voltage		–	2.0	–	V
$I_{int\ 20}$	DC internal bias current for emitter-follower		1.5	1.9	–	mA
$I_{20\ max(sink)}$	maximum AC and DC output sink current		1.1	1.5	–	mA
$I_{20\ max(source)}$	maximum AC and DC output source current		3.0	3.5	–	mA
Limiter amplifier (pin 17); note 19						
$V_{i\ FM(rms)}$	input signal voltage for lock-in (RMS value)		–	–	100	μ V
$V_{i\ FM(rms)}$	input signal voltage (RMS value)	$\frac{S+N}{N} = 40\ dB$	–	300	400	μ V
	allowed input signal voltage (RMS value)		200	–	–	mV
R_{17}	input resistance	note 2	480	600	720	Ω
V_{17}	DC input voltage		–	2.7	–	V
FM-PLL detector						
$f_{i\ FM(catch)}$	catching range of PLL	upper limit	7.0	–	–	MHz
		lower limit	–	–	4.0	MHz
$f_{i\ FM(hold)}$	holding range of PLL	upper limit	9.0	–	–	MHz
		lower limit	–	–	3.0	MHz
t_{acqu}	acquisition time		–	–	4	μ s

Multistandard vision and sound-IF PLL with DVB-IF processing

TDA9819

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
FM operation (M and B/G standard) (pin 12); note 19						
$V_{O\ AF12(rms)}$	AF output signal voltage (RMS value)	without de-emphasis; 25 kHz; see Fig.12 and note 20				
		$R_x = 470\ \Omega$ $R_x = 0\ \Omega$	200 400	250 500	300 600	mV mV
$V_{O\ AF12(cl)(rms)}$	AF output clipping signal voltage level (RMS value)	THD < 1.5%	1.3	1.4	–	V
Δf_{AF}	frequency deviation	THD < 1.5%; note 20	–	–	± 53	kHz
ΔV_o	temperature drift of AF output signal voltage		–	3	7	10^{-3} dB/K
V_{14}	DC voltage at decoupling capacitor	voltage dependent on VCO frequency; note 21	1.2	–	3.0	V
R_{12}	output resistance	note 2	–	–	100	Ω
V_{12}	DC output voltage	tracked with supply voltage	–	$\frac{1}{2}V_P$	–	V
$I_{12(max)(sink)}$	maximum AC and DC output sink current		–	–	1.1	mA
$I_{12(max)(source)}$	maximum AC and DC output source current		–	–	1.1	mA
B_{-3}	–3 dB AF bandwidth	without de-emphasis	100	125	–	kHz
THD	total harmonic distortion		–	0.15	0.5	%
S/N (W)	weighted signal-to-noise ratio	FM-PLL only; with 75 μ s de-emphasis; 25 kHz; “CCIR 468-4”	55	60	–	dB
$\alpha_{c(rms)}$	residual sound carrier (RMS value)	fundamental wave and harmonics	–	–	75	mV
α_{AM}	AM suppression	75 μ s de-emphasis; AM: $f = 1\ \text{kHz}$; $m = 0.3$ referenced to 25 kHz	45	50	–	dB
α_{12}	mute attenuation of AF signal		68	73	–	dB
$I_{17(mute)}$	current output from pin 17	AF signal muted	200	300	600	μ A
ΔV_{12}	DC jump voltage of AF output terminal for switching AF output to mute state and vice versa	FM-PLL in lock mode	–	± 50	± 150	mV
PSRR	power supply ripple rejection at pin 12	M standard; see Fig.9	26	30	–	dB
		B/G standard; see Fig.9	20	24	–	dB

Multistandard vision and sound-IF PLL with DVB-IF processing

TDA9819

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Single reference QSS AF performance for FM operation (M standard); see Table 1 and notes 20 and 22 to 24; sound attenuation of VIF SAW filter: minimum 33 dB						
S/N (W)	weighted signal-to-noise ratio	PC/SC ratio at pins 1 and 2; 25 kHz FM deviation; 75 μs de-emphasis; “CCIR 468-4”	40	–	–	dB
		black picture	51	56	–	dB
		white picture	50	53	–	dB
		colour bar	48	51	–	dB
Single reference QSS AF performance for FM operation (B/G standard); see Table 1 and notes 20 and 22 to 24; sound attenuation of VIF filter: minimum 27 dB						
S/N (W)	weighted signal-to-noise ratio (SC ₁ /SC ₂)	PC/SC ratio at pins 1 and 2; 27 kHz; “CCIR 468-4”; 50 μs de-emphasis	40	–	–	dB
		black picture	53/48	58/55	–	dB
		white picture	52/46	55/53	–	dB
		6 kHz sine wave (black to white modulation)	44/42	48/46	–	dB
AM operation (L standard; pin 12); note 25						
V _{o AF 12(rms)}	AF output signal voltage (RMS value)	54% modulation	400	500	600	mV
THD	total harmonic distortion	54% modulation	–	0.5	1.0	%
B _{–3}	–3 dB AF bandwidth		100	125	–	kHz
S/N (W)	weighted signal-to-noise ratio	“CCIR 468-4”	47	53	–	dB
V ₁₂	DC potential voltage	tracked with supply voltage	–	$\frac{1}{2}V_P$	–	V
PSRR	power supply ripple rejection	see Fig.9	22	25	–	dB
Standard switch (pin 9); see also Table 2						
V ₉	DC potential for settings					
V _{IH}	HIGH-level input voltage		1.3	–	V _P	V
V _{IL}	LOW-level input voltage		0	–	0.8	V
I _{IL}	LOW-level input current	V ₉ = 0 V	85	110	135	μA
VIF input/DVB switch (pin 30); see also Table 2						
V ₃₀	DC potential for settings					
V _{IH}	HIGH-level input voltage		1.3	–	V _P	V
V _{IL}	LOW-level input voltage		0	–	0.8	V
I _{IL}	LOW-level input current	V ₃₀ = 0 V	180	230	280	μA
VCO adjust (pin 11)						
V ₁₁	DC potential for VCO frequency adjust		0	1	2	V

Multistandard vision and sound-IF PLL with DVB-IF processing

TDA9819

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
VIF amplifier (measured at $f_{IF} = 43.75$ MHz; DVB mode)						
$V_{4-5(rms)}$	input sensitivity (RMS value)	-1 dB α_{AM} signal at output	–	200	–	μV
$V_{4-5(rms)}$	maximum input signal (RMS value)	+1 dB α_{AM} signal at output	–	200	–	mV
ΔG	total gain control IF amplifier		52	58	–	dB
	tilt for $\Delta f \pm 3$ MHz	$f_s = 6.9$ MHz; 40 dB gain	–	0.5	1	dB
$R_{4-5(diff)}$	input resistance (differential)	note 2	–	2.2	–	k Ω
$C_{4-5(diff)}$	input capacitance (differential)	note 2	–	1.7	–	pF
DVB mixer and VCO						
f_{VCO}	maximum oscillator frequency	$2(f_{IF} + f_s)$	125	130	–	MHz
$V_{0\text{ ref}(rms)}$	oscillator voltage swing between pins 24 and 25 (RMS value)		–	60	–	mV
$\Delta\phi_{SSB}$	VCO phase noise at $f = 100$ kHz	free-running	103	107	–	dBc/Hz
V_{16}	VCO control range	see Figs 10 and 11	0	–	V_P	V
$R_{i,16}$	VCO control input resistance		50	63	76	k Ω
S_{VCO}	control steepness $\Delta f_s / \Delta V_{16}$	see Figs 10 and 11 DVB (USA) DVB (EUROPE)	– –	0.29 0.40	– –	MHz/V MHz/V
DVB output buffer						
$V_{O\text{ DVB}(p-p)}$	DVB output signal (QAM) (peak-to-peak value)		1.8	2.1	2.4	V
$I_{int\ 18}$	DC internal bias current for emitter-follower		1.9	2.3	2.7	mA
$I_{18\text{ max}(sink)}$	maximum AC and DC output sink current		1.5	–	–	mA
$I_{18\text{ max}(source)}$	maximum AC and DC output source current		2.0	–	–	mA
DVB AGC detector						
t_{resp}	response to an increasing amplitude step in the IF input signal		–	0.25	0.1	ms/dB
	response to a decreasing amplitude step in the IF input signal		–	0.25	–	ms/dB
I_{28}	charging current		–	200	–	μA
	discharging current		–	200	–	μA
V_{15}	AGC adjust input voltage range		1	2.5	4.5	V
$R_{i,15}$	AGC adjust input resistance		8	10	12	k Ω
S_{adj}	AGC adjust steepness	$2\text{ V} < V_{15} < 3\text{ V}$	–	–5	–	dB/V
V_{13}	external AGC voltage for DVB	see Fig.3	1	–	4.5	V
$R_{i,13}$	external AGC input resistance		40	–	–	k Ω

Multistandard vision and sound-IF PLL with DVB-IF processing

TDA9819

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
AFC circuit (DVB mode)						
S _{US}	control steepness $\Delta I_{23}/\Delta f$	f ₀ = 48.75 MHz; see Fig.12 and note 17	0.7	0.98	1.3	μA/kHz
S _{EU}		f ₀ = 43.0 MHz; see Fig.12 and note 17	0.45	0.70	0.95	μA/kHz
DVB output signal (IF input to DVB output)						
V _{18(p-p)}	output voltage (peak-to-peak value)	C _L < 15 pF; R _L > 5 kΩ; with internal AGC	1.8	2.1	2.4	V
V _{18DC}	DC voltage		–	2.5	–	V
B	–1 dB bandwidth	C _L < 15 pF; R _L > 5 kΩ	11	12	–	MHz
	–3 dB bandwidth		–	17	–	MHz
α _{C(DVB)}	fundamental input signal and IF harmonics		35	40	–	dB
α _H	suppression of in-band harmonics	2.0 V (p-p) output voltage	30	35	–	dB

Notes to the characteristics

- Values of video and sound parameters are decreased at $V_P = 4.5$ V.
- This parameter is not tested during production and is only given as application information for designing the television receiver.
- Source impedance: 2.3 k Ω in parallel to 12 pF (SAW filter); $f_{IF} = 45$ MHz.
- Loop filter 330 Ω /220 nF; loop bandwidth for M standard: $BL \approx 70$ kHz (natural frequency $f_n \approx 12$ kHz; damping factor $d \approx 2.9$; loop bandwidth for B/G and L standard: $BL \approx 80$ kHz (natural frequency $f_n \approx 13$ kHz; damping factor $d \approx 3.2$; calculated with sync level within gain control range). Resonance circuit of VCO: $Q_0 > 50$; C_{ext} and C_{int} see Fig.12.
- Temperature coefficient of external LC-circuit is equal to zero.
- $V_{IF} = 10$ mV RMS; $\Delta f = 1$ MHz (VCO frequency offset related to picture carrier frequency); white picture video modulation.
- V_{IF} signal for nominal video signal.
- Offset current measured between pin 7 and half of supply voltage ($V_P = 2.5$ V) under the following conditions: no input signal at VIF input (pins 1, 2, 4 and 5) and VIF amplifier gain at minimum ($V_{28} = V_P$). Due to sample-and-hold mode of the FPLL in L standard, the leakage current of the loop filter capacitor ($C = 220$ nF) should not exceed 500 nA.
- Measurements taken with SAW filter M3951M and M9352M (Siemens, M standard); frequency range = 10 kHz to 5 MHz. Sound carrier ON; PC/SC ratio 7 dB (transmitter); modulation VSB.
- The 7 dB buffer gain accounts for 1 dB loss in the sound trap. Buffer output signal is typical 2 V (p-p), in event of CVBS video amplifier output typical 1 V (p-p). If no sound trap is applied a 330 Ω resistor must be connected from output to input (from pin 21 to pin 22).
- The leakage current of the AGC capacitor should not exceed 1 μA at M and B/G standard respectively 10 nA current at L standard. Larger currents will increase the tilt.
- S/N is the ratio of black-to-white amplitude to the black level noise voltage (RMS value, pin 10). B = 5 MHz weighted in accordance with "CCIR 567".

Multistandard vision and sound-IF PLL with DVB-IF processing

TDA9819

13. The intermodulation figures are defined:

$$\alpha_{0.92} = 20 \log \left(\frac{V_0 \text{ at } 3.58 \text{ MHz}}{V_0 \text{ at } 0.92 \text{ MHz}} \right) + 3.6 \text{ dB}; \alpha_{0.92} \text{ value at } 0.92 \text{ MHz referenced to black/white signal};$$

$$\alpha_{2.76} = 20 \log \left(\frac{V_0 \text{ at } 3.58 \text{ MHz}}{V_0 \text{ at } 2.76 \text{ MHz}} \right); \alpha_{2.76} \text{ value at } 2.76 \text{ MHz referenced to colour carrier}.$$

14. Sound carrier ON; SIF SAW filter L9453; $f_{\text{video}} = 10 \text{ kHz to } 10 \text{ MHz}$.

15. Response speed valid for a VIF input level range of $200 \mu\text{V}$ up to 70 mV .

16. To match the AFC output signal to different tuning systems a current source output is provided. The test circuit is given in Fig.7. The AFC-steepness can be changed by the resistors at pin 23.

17. Depending on the ratio $\Delta C/C_0$ of the LC resonant circuit of VCO ($Q_0 > 50$; $C_0 = C_{\text{int}} + C_{\text{ext}}$; see Fig.12).

18. The intercarrier mode can be activated by connecting the SIF input pins 31 and 32 to GND (only for negative modulation B/G and M standard). In this event the intercarrier level depends on the sound shelf of VIF SAW filter and the transmitter PC/SC ratio.

19. Input level for second IF from an external generator with 50Ω source impedance. AC-coupled with 10 nF capacitor, $f_{\text{mod}} = 400 \text{ Hz}$, 25 kHz (50% FM deviation) of audio references. A VIF/SIF input signal is not permitted. Pins 8 and 28 have to be connected to positive supply voltage for minimum IF gain. S/N and THD measurements are taken at $75 \mu\text{s}$ de-emphasis. The FM demodulator steepness $\Delta V_{0 \text{ AF}}/\Delta f_{\text{AF}}$ is negative.

20. Measured with an FM deviation of 25 kHz the typical AF output signal is 500 mV RMS ($R_x = 0 \Omega$; see Fig.12). By using $R_x = 470 \Omega$ the AF output signal is attenuated by 6 dB (250 mV RMS). For handling an FM deviation of more than 53 kHz the AF output signal has to be reduced by using R_x in order to avoid clipping ($\text{THD} < 1.5\%$). For an FM deviation up to 100 kHz an attenuation of 6 dB is recommended with $R_x = 470 \Omega$.

21. The leakage current of the decoupling capacitor ($2.2 \mu\text{F}$) should not exceed $1 \mu\text{A}$.

22. For all S/N measurements the used vision IF modulator has to meet the following specifications:

Incidental phase modulation for black-to-white jump less than 0.5 degrees;

QSS AF performance, measured with the television-demodulator AMF2 (audio output, weighted S/N ratio) better than 60 dB (deviation 25 kHz) for 6 kHz sine wave black-to-white video modulation.

23. The PC/SC ratio at pins 1 and 2 is calculated as the addition of TV transmitter PC/SC ratio and SAW filter PC/SC ratio. This PC/SC ratio is necessary to achieve the S/N(W) values as noted. A different PC/SC ratio will change these values.

24. Measurements for M standard with SAW filter M3951M (Siemens) for vision IF (suppressed sound carrier) and M9352M (Siemens) for sound IF (suppressed picture carrier). Input level $V_{\text{I SIF}} = 10 \text{ mV RMS}$, 25 kHz FM deviation.

Measurements for B/G standard with SAW filter G3962 (Siemens) for vision IF (suppressed sound carrier) and G9350 (Siemens) for sound IF (suppressed picture carrier). Input level $V_{\text{I SIF}} = 10 \text{ mV RMS}$, 27 kHz (54% FM deviation).

25. Measurements taken with SAW filter L9453 (Siemens) for AM sound IF (suppressed picture carrier).

Multistandard vision and sound-IF PLL with DVB-IF processing

TDA9819

Table 1 Input frequencies and carrier ratios



DESCRIPTION	SYMBOL	B/G STANDARD	M STANDARD	L STANDARD	DVB (EU)	DVB (US)	UNIT
Symbol frequency	f_{IF}/f_s	–	–	–	36.15/6.9	43.75/5.0	MHz
Picture carrier	f_{PC}	38.9	45.75	38.9	–	–	MHz
Sound carrier	f_{SC1}	33.4	41.25	32.4	–	–	MHz
	f_{SC2}	33.158	–	–	–	–	MHz
Picture-to-sound carrier ratio	SC_1	13	7	10	–	–	dB
	SC_2	20	–	–	–	–	dB

Table 2 Switch logic

STANDARD	INPUT SWITCH	STANDARD SWITCH	MODULATION MODE	AGC	VCO CONTROL	IF INPUT	AF	VIDEO OUTPUT	
								M, B/G, L	DVB
DVB	0	0	digital	external	external	B	mute	off	on
	0	1	digital	internal	external	B	mute	off	on
M, B/G and L	1	0	positive	internal	PLL	A	AM	on	off
	1	1	negative	internal	PLL	A	FM	on	off




Multistandard vision and sound-IF PLL with
DVB-IF processing

TDA9819



Multistandard vision and sound-IF PLL with
DVB-IF processing

TDA9819



Multistandard vision and sound-IF PLL with
DVB-IF processing

TDA9819




Fig.8 Typical video signal levels on output pin 21 (sound carrier **off**).





Fig.9 Ripple rejection condition.

Multistandard vision and sound-IF PLL with DVB-IF processing

TDA9819



$L = 115$ nH and $C = 15$ pF.

(1) DVB.

(2) $f_0 = 97.5$ MHz.


(3) M standard.

(4) $f_0 = 91.5$ MHz.

Fig.10 VCO control characteristic for DVB (USA) and M standard.

Multistandard vision and sound-IF PLL with DVB-IF processing

TDA9819



$L = 248$ nH and $C = 5.6$ pF.

(1) DVB.

(2) $f_0 = 86.0$ MHz.

(3) B/G and L standard.


(4) $f_0 = 77.8$ MHz.

Fig.11 VCO control characteristic for DVB (EUROPE), B/G and L standard.

Multistandard vision and sound-IF PLL with DVB-IF processing

TD A9819

TEST CIRCUIT



(1) See note 20 in Chapter “Characteristics”.

(2) $C_D = 22 \text{ nF}$ for $50 \text{ }\mu\text{s}$ de-emphasis; $C_D = 33 \text{ nF}$ for $75 \text{ }\mu\text{s}$ de-emphasis.



(3) See Table 3.

Fig.12 Test circuit.

Multistandard vision and sound-IF PLL with
DVB-IF processing

TDA9819





Table 3 Test circuit values

PARAMETER	EUROPE	USA
IF frequency	36.15/38.9 MHz	43.75/45.75 MHz
VCO frequency	86.0/77.8 MHz	97.5/91.5 MHz
Oscillator circuit	 (1) C(VCO) = 8.2/11.3 pF. (2) C7 = 5.6 pF. (3) L = 248 nH.	 (1) C(VCO) = 8.2/11.3 pF. (2) C7 = 15 pF. (3) L = 115 nH.
Toko coil	5KM 369SNS - 2010Z	5KM 369SNS - 1647Z
Philips ceramic capacitor	2222 632 39478	2222 632 33129

Multistandard vision and sound-IF PLL with
DVB-IF processing

TDA9819

INTERNAL PIN CONFIGURATIONS



Multistandard vision and sound-IF PLL with
DVB-IF processing

TDA9819




Fig.17 Pin 7; T_{PLL}.




Fig.18 Pin 8; C_{SAGC}.




Fig.19 Pin 9; STD.









Fig.20 Pin 10; V_O CVBS.

TDA9819



Multistandard vision and sound-IF PLL with DVB-IF processing

TDA9819




Fig.27 Pin 17; V_{iFM} .




Fig.28 Pin 18; DVB.




Fig.29 Pin 19; TAGC.




Fig.30 Pin 20; V_{OQSS} .




Fig.31 Pin 21; $V_{o(vid)}$.




Fig.32 Pin 22; $V_{i(vid)}$.

Multistandard vision and sound-IF PLL with
DVB-IF processing

TDA9819




Fig.33 Pin 23; AFC.




Fig.34 Pin 24; VCO1 and pin 25; VCO2.




Fig.35 Pin 26; C_{ref}.




Fig.36 Pin 27; GND.

Multistandard vision and sound-IF PLL with
DVB-IF processing

TDA9819




Fig.37 Pin 28; CVAGC.




Fig.38 Pin 29; VP.




Fig.39 Pin 30; INSWI.




Fig.40 Pin 31; V_ISIF1 and pin 32; V_ISIF2.


Multistandard vision and sound-IF PLL with
DVB-IF processing

TDA9819

PACKAGE OUTLINES

SDIP32: plastic shrink dual in-line package; 32 leads (400 mil)

SOT232-1




Multistandard vision and sound-IF PLL with
DVB-IF processing

TDA9819

SO32: plastic small outline package; 32 leads; body width 7.5 mm

SOT287-1



Multistandard vision and sound-IF PLL with DVB-IF processing

TDA9819

SOLDERING

Introduction

There is no soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and surface mounted components are mixed on one printed-circuit board. However, wave soldering is not always suitable for surface mounted ICs, or for printed-circuits with high population densities. In these situations reflow soldering is often used.

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our *"Data Handbook IC26; Integrated Circuit Packages"* (order code 9398 652 90011).

SDIP

SOLDERING BY DIPPING OR BY WAVE

The maximum permissible temperature of the solder is 260 °C; solder at this temperature must not be in contact with the joint for more than 5 seconds. The total contact time of successive solder waves must not exceed 5 seconds.

The device may be mounted up to the seating plane, but the temperature of the plastic body must not exceed the specified maximum storage temperature ($T_{stg\ max}$). If the printed-circuit board has been pre-heated, forced cooling may be necessary immediately after soldering to keep the temperature within the permissible limit.

REPAIRING SOLDERED JOINTS

Apply a low voltage soldering iron (less than 24 V) to the lead(s) of the package, below the seating plane or not more than 2 mm above it. If the temperature of the soldering iron bit is less than 300 °C it may remain in contact for up to 10 seconds. If the bit temperature is between 300 and 400 °C, contact may be up to 5 seconds.

SO

REFLOW SOLDERING

Reflow soldering techniques are suitable for all SO packages.

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement.

Several techniques exist for reflowing; for example, thermal conduction by heated belt. Dwell times vary between 50 and 300 seconds depending on heating method. Typical reflow temperatures range from 215 to 250 °C.

Preheating is necessary to dry the paste and evaporate the binding agent. Preheating duration: 45 minutes at 45 °C.

WAVE SOLDERING

Wave soldering techniques can be used for all SO packages if the following conditions are observed:

- A double-wave (a turbulent wave with high upward pressure followed by a smooth laminar wave) soldering technique should be used.
- The longitudinal axis of the package footprint must be parallel to the solder flow.
- The package footprint must incorporate solder thieves at the downstream end.

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Maximum permissible solder temperature is 260 °C, and maximum duration of package immersion in solder is 10 seconds, if cooled to less than 150 °C within 6 seconds. Typical dwell time is 4 seconds at 250 °C.

A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

REPAIRING SOLDERED JOINTS

Fix the component by first soldering two diagonally-opposite end leads. Use only a low voltage soldering iron (less than 24 V) applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300 °C. When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320 °C.

**Multistandard vision and sound-IF PLL with
DVB-IF processing**

TDA9819**DEFINITIONS**

Data sheet status	
Objective specification	This data sheet contains target or goal specifications for product development.
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.
Product specification	This data sheet contains final product specifications.
Limiting values	
Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.	
Application information	
Where application information is given, it is advisory and does not form part of the specification.	

LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.

Multistandard vision and sound-IF PLL with
DVB-IF processing

TDA9819

NOTES

Multistandard vision and sound-IF PLL with
DVB-IF processing

TDA9819

NOTES

Philips Semiconductors – a worldwide company

Argentina: see South America

Australia: 34 Waterloo Road, NORTH RYDE, NSW 2113,
Tel. +61 2 9805 4455, Fax. +61 2 9805 4466

Austria: Computerstr. 6, A-1101 WIEN, P.O. Box 213, Tel. +43 160 1010,
Fax. +43 160 101 1210

Belarus: Hotel Minsk Business Center, Bld. 3, r. 1211, Volodarski Str. 6,
220050 MINSK, Tel. +375 172 200 733, Fax. +375 172 200 773

Belgium: see The Netherlands

Brazil: see South America

Bulgaria: Philips Bulgaria Ltd., Energoproject, 15th floor,
51 James Bourchier Blvd., 1407 SOFIA,
Tel. +359 2 689 211, Fax. +359 2 689 102

Canada: PHILIPS SEMICONDUCTORS/COMPONENTS,
Tel. +1 800 234 7381

China/Hong Kong: 501 Hong Kong Industrial Technology Centre,
72 Tat Chee Avenue, Kowloon Tong, HONG KONG,
Tel. +852 2319 7888, Fax. +852 2319 7700

Colombia: see South America

Czech Republic: see Austria

Denmark: Prags Boulevard 80, PB 1919, DK-2300 COPENHAGEN S,
Tel. +45 32 88 2636, Fax. +45 31 57 0044

Finland: Sinikalliontie 3, FIN-02630 ESPOO,
Tel. +358 9 615800, Fax. +358 9 61580920

France: 51 Rue Carnot, BP317, 92156 SURESNES Cedex,
Tel. +33 1 40 99 6161, Fax. +33 1 40 99 6427

Germany: Hammerbrookstraße 69, D-20097 HAMBURG,
Tel. +49 40 23 53 60, Fax. +49 40 23 536 300

Greece: No. 15, 25th March Street, GR 17778 TAVROS/ATHENS,
Tel. +30 1 4894 339/239, Fax. +30 1 4814 240

Hungary: see Austria

India: Philips INDIA Ltd, Band Box Building, 2nd floor,
254-D, Dr. Annie Besant Road, Worli, MUMBAI 400 025,
Tel. +91 22 493 8541, Fax. +91 22 493 0966

Indonesia: PT Philips Development Corporation, Semiconductors Division,
Gedung Philips, Jl. Buncit Raya Kav.99-100, JAKARTA 12510,
Tel. +62 21 794 0040 ext. 2501, Fax. +62 21 794 0080

Ireland: Newstead, Clonskeagh, DUBLIN 14,
Tel. +353 1 7640 000, Fax. +353 1 7640 200

Israel: RAPAC Electronics, 7 Kehilat Saloniki St, PO Box 18053,
TEL AVIV 61180, Tel. +972 3 645 0444, Fax. +972 3 649 1007

Italy: PHILIPS SEMICONDUCTORS, Piazza IV Novembre 3,
20124 MILANO, Tel. +39 2 6752 2531, Fax. +39 2 6752 2557

Japan: Philips Bldg 13-37, Kohnan 2-chome, Minato-ku,
TOKYO 108-8507, Tel. +81 3 3740 5130, Fax. +81 3 3740 5077

Korea: Philips House, 260-199 Itaewon-dong, Yongsan-ku, SEOUL,
Tel. +82 2 709 1412, Fax. +82 2 709 1415

Malaysia: No. 76 Jalan Universiti, 46200 PETALING JAYA, SELANGOR,
Tel. +60 3 750 5214, Fax. +60 3 757 4880

Mexico: 5900 Gateway East, Suite 200, EL PASO, TEXAS 79905,
Tel. +9-5 800 234 7381

Middle East: see Italy

Netherlands: Postbus 90050, 5600 PB EINDHOVEN, Bldg. VB,
Tel. +31 40 27 82785, Fax. +31 40 27 88399

New Zealand: 2 Wagener Place, C.P.O. Box 1041, AUCKLAND,
Tel. +64 9 849 4160, Fax. +64 9 849 7811

Norway: Box 1, Manglerud 0612, OSLO,
Tel. +47 22 74 8000, Fax. +47 22 74 8341

Pakistan: see Singapore

Philippines: Philips Semiconductors Philippines Inc.,
106 Valero St. Salcedo Village, P.O. Box 2108 MCC, MAKATI,
Metro MANILA, Tel. +63 2 816 6380, Fax. +63 2 817 3474

Poland: Ul. Lukiska 10, PL 04-123 WARSZAWA,
Tel. +48 22 612 2831, Fax. +48 22 612 2327

Portugal: see Spain

Romania: see Italy

Russia: Philips Russia, Ul. Usatcheva 35A, 119048 MOSCOW,
Tel. +7 095 755 6918, Fax. +7 095 755 6919

Singapore: Lorong 1, Toa Payoh, SINGAPORE 319762,
Tel. +65 350 2538, Fax. +65 251 6500

Slovakia: see Austria

Slovenia: see Italy

South Africa: S.A. PHILIPS Pty Ltd., 195-215 Main Road Martindale,
2092 JOHANNESBURG, P.O. Box 7430 Johannesburg 2000,
Tel. +27 11 470 5911, Fax. +27 11 470 5494

South America: Al. Vicente Pinzon, 173, 6th floor,
04547-130 SÃO PAULO, SP, Brazil,
Tel. +55 11 821 2333, Fax. +55 11 821 2382

Spain: Balmes 22, 08007 BARCELONA,
Tel. +34 93 301 6312, Fax. +34 93 301 4107

Sweden: Kottbygatan 7, Akalla, S-16485 STOCKHOLM,
Tel. +46 8 5985 2000, Fax. +46 8 5985 2745

Switzerland: Allmendstrasse 140, CH-8027 ZÜRICH,
Tel. +41 1 488 2741 Fax. +41 1 488 3263

Taiwan: Philips Semiconductors, 6F, No. 96, Chien Kuo N. Rd., Sec. 1,
TAIPEI, Taiwan Tel. +886 2 2134 2865, Fax. +886 2 2134 2874

Thailand: PHILIPS ELECTRONICS (THAILAND) Ltd.,
209/2 Sanpavuth-Bangna Road Prakanong, BANGKOK 10260,
Tel. +66 2 745 4090, Fax. +66 2 398 0793

Turkey: Talatpasa Cad. No. 5, 80640 GÜLTEPE/ISTANBUL,
Tel. +90 212 279 2770, Fax. +90 212 282 6707

Ukraine: PHILIPS UKRAINE, 4 Patrice Lumumba str., Building B, Floor 7,
252042 KIEV, Tel. +380 44 264 2776, Fax. +380 44 268 0461

United Kingdom: Philips Semiconductors Ltd., 276 Bath Road, Hayes,
MIDDLESEX UB3 5BX, Tel. +44 181 730 5000, Fax. +44 181 754 8421

United States: 811 East Arques Avenue, SUNNYVALE, CA 94088-3409,
Tel. +1 800 234 7381

Uruguay: see South America

Vietnam: see Singapore

Yugoslavia: PHILIPS, Trg N. Pasica 5/v, 11000 BEOGRAD,
Tel. +381 11 625 344, Fax. +381 11 635 777

For all other countries apply to: Philips Semiconductors,
International Marketing & Sales Communications, Building BE-p, P.O. Box 218,
5600 MD EINDHOVEN, The Netherlands, Fax. +31 40 27 24825

Internet: <http://www.semiconductors.philips.com>

© Philips Electronics N.V. 1998

SCA60

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Printed in The Netherlands

545104/00/02/pp40

Date of release: 1998 Jul 14

Document order number: 9397 750 03813

Let's make things better.

**Philips
Semiconductors**



PHILIPS