

Low Voltage, 300-MHz - 3 dB Bandwidth, SPDT Analog Switch with Power Down Protection (2:1 Multiplexer/Demultiplexer Bus Switch)

DESCRIPTION

The DG3157A, DG3157B are high-speed single-pole double-throw, low voltage switch. Using sub-micro CMOS technology, the DG3157A, DG3157B achieves low on-resistance and negligible propagation delay. The DG3157A, DG3157B can handle both analog and digital signals and permits signals with amplitudes of up to V_{CC} to be transmitted in either direction. Select pin of control logic input can be over the $V+$. When the select pin is low, B_0 is connected to the output A pin. When the select pin is high, B_1 is connected to the output A pin. The path that is open will have a high-impedance state with respect to the output A pin. Break before make is guaranteed. The DG3157A has an internal pull down resistor on the control pin S, while the DG3157B does not.


FEATURES

- Ultra small miniQFN6 package of 1 mm x 1.2 mm
- Wide operation voltage range: 1.8 V to 5.5 V
- Useful in both analog and digital signal switching
- 300 MHz - 3 dB bandwidth
- Power down safe design
- Low voltage logic threshold: $V_{th}(high) = 1.2\text{ V}$ at $V+ = 3.3\text{ V}$
- Minimal propagation delay
- Break-before-make switching
- Zero bounce in flow-through mode
- > 300 mA latch up current per JESD78
- > 8 kV ESD/HBM
- DG3157A version has internal pull down resistor on control pin S




Available
RoHS*
COMPLIANT

FUNCTIONAL BLOCK DIAGRAM AND PIN CONFIGURATION



Device Marking: E



Device Marking: D

TRUTH TABLE

Logic Input (S)	Function
0	B_0 Connected to A
1	B_1 Connected to A

ORDERING INFORMATION

Temp. Range	Package	Part Number
- 40 °C to 85 °C	miniQFN-6	DG3157ADN-T1-E4
		DG3157BDN-T1-E4

* Pb containing terminations are not RoHS compliant, exemptions may apply.

ABSOLUTE MAXIMUM RATINGS

Parameter	Limit	Unit
Reference V+ to GND	- 0.3 to + 6	V
S, A, B ^a	- 0.3 to (V+ + 0.3)	
Continuous Current (Any terminal)	± 50	mA
Peak Current (Pulsed at 1 ms, 10 % duty cycle)	± 200	
Storage Temperature	D-Suffix	°C
Power Dissipation (Packages) ^b	miniQFN-6 ^c	mW

Notes:

a. Signals on A, or B or S exceeding V+ will be clamped by internal diodes. Limit forward diode current to maximum current ratings.

b. All leads welded or soldered to PC board.

c. Derate 2.0 mW/°C above 70 °C.

SPECIFICATIONS

Parameter	Symbol	Test Conditions Unless Otherwise Specified V ₊ = 3.0 V, V _{SL} = 0.5 V, V _{SH} = 2.0 V ^e		Temp. ^a	Limits - 40 °C to 85 °C			Unit	
					Min. ^b	Typ. ^c	Max. ^b		
DC Characteristics									
High Level Input Voltage	V _{SH}	V ₊ = 1.65 to 1.95 V		Full	1.2			V	
		V ₊ = 2.0 to 2.6 V			1.4				
		V ₊ = 2.7 to 3.6 V			2.0				
		V ₊ = 4.5 to 5.5 V			2.4				
Low Level Input Voltage	V _{SL}	V ₊ = 1.65 to 1.95 V					0.3		
		V ₊ = 2.0 to 2.6 V					0.4		
		V ₊ = 2.7 to 3.6 V					0.5		
		V ₊ = 4.5 to 5.5 V					0.8		
On-Resistance	R _{ON}	V ₊ = 4.5 V	V _{BN} = 0 V, I _A = 30 mA	Full		4.8	7	Ω	
			V _{BN} = 2.4 V, I _A = - 30 mA			5.7	12		
			V _{BN} = 4.5 V, I _A = - 30 mA			10.3	15		
		V ₊ = 3.0 V	V _{BN} = 0 V, I _A = 24 mA			5.9	9		
			V _{BN} = 3.0 V, I _A = - 24 mA			13.7	20		
		V ₊ = 2.3 V	V _{BN} = 0 V, I _A = 8 mA			7	12		
			V _{BN} = 2.3 V, I _A = - 8 mA			16.2	30		
		V ₊ = 1.65 V	V _{BN} = 0 V, I _A = 4 mA			9.2	20		
			V _{BN} = 1.65 V, I _A = - 4 mA			24	50		
		On-Resistance Flatness	R _{FLAT}		0 < V _{BN} < V ₊	V ₊ = 4.5 V, I _A = - 30 mA	Room		
V ₊ = 3.0 V, I _A = - 24 mA				13					
V ₊ = 2.3 V, I _A = - 8 mA				24					
V ₊ = 1.65 V, I _A = - 4 mA				89					
On-Resistance Matching Between Channels	ΔR _{ON}	V ₊ = 4.5 V, V _{BN} = 3.15 V, I _A = - 30 mA			0.8				
		V ₊ = 3.0 V, V _{BN} = 2.1 V, I _A = - 24 mA			0.1				
		V ₊ = 2.3 V, V _{BN} = 1.6 V, I _A = - 8 mA			0.2				
		V ₊ = 1.65 V, V _{BN} = 1.15 V, I _A = - 4 mA			0.9				
Input Leakage Current	I _S	V ₊ = 5.5 V, V _A = 5.5 V, V _S = 0.8 V, 2.4 V	DG3157B	Full	- 1.0		1.0	μA	
			DG3157A		- 1.0	2.5	7.0		
Off Stage Switch Leakage	I _{BN(off)}	V ₊ = 5.5 V, V _A /V _B = 0 V/5.5 V		Room Full	- 0.1 - 1.0		0.1 1.0		
On State Switch Leakage	I _{BN(on)}	V ₊ = 5.5 V, V _A /V _B = 0 V/5.5 V		Room Full	- 0.1 - 1.0		0.1 1.0		



SPECIFICATIONS								
Parameter	Symbol	Test Conditions Unless Otherwise Specified V+ = 3.0 V, V _{SL} = 0.5 V, V _{SH} = 2.0 V ^e		Temp. ^a	Limits - 40 °C to 85 °C			Unit
					Min. ^b	Typ. ^c	Max. ^b	
Power Supply								
Power Supply Range	V+			Full	1.65		5.5	V
Quiescent Supply Current	I+	V+ = 5.5 V, V _A = V+ or GND		Room Full			1 10	μA
AC Electrical Characteristic								
Prop Delay Time ^f	t _{PHL} /t _{PLH}	V _A = 0 V	V+ = 1.65 to 1.95 V	Full		1.5		ns
			V+ = 2.3 to 2.7 V	Full		0.8		
			V+ = 3.0 to 3.6 V	Full		0.4		
			V+ = 4.5 to 5.5 V	Full		0.3		
Output Enable Time ^f	t _{PZL} /t _{PZH}	V _{LOAD} = 2 x V+ for t _{PZL} V _{LOAD} = 0 V for t _{PZH}	V+ = 1.65 to 1.95 V	Room Full		27	50	
			V+ = 2.3 to 2.7 V	Room Full		15	45	
			V+ = 3.0 to 3.6 V	Room Full		10	30	
			V+ = 4.5 to 5.5 V	Room Full		7	25	
Output Disable Time ^f	t _{PLZ} /t _{PHZ}	V _{LOAD} = 2 x V+ for t _{PLZ} V _{LOAD} = 0 V for t _{PHZ}	V+ = 1.65 to 1.95 V	Room Full		16	45	
			V+ = 2.3 to 2.7 V	Room Full		10	40	
			V+ = 3.0 to 3.6 V	Room Full		8	35	
			V+ = 4.5 to 5.5 V	Room Full		6	21	
Break-Before-Make Time ^d	t _{BBM}	V+ = 1.65 to 1.95 V		Full	0.5	11		
		V+ = 2.3 to 2.7 V		Full	0.5	6		
		V+ = 3.0 to 3.65		Full	0.5	4		
		V+ = 4.5 to 5.5 V		Full	0.5	3		
Charge Injection ^d	Q	C _L = 1 nF, V _{GEN} = 0 V R _{GEN} = 0 Ω	V+ = 5 V	Room		7		pC
	V+ = 3.3 V		Room		5			
Off Isolation ^d	OIRR	R _L = 50 Ω, f = 10 MHz		Room		- 57		dB
Crosstalk ^d	X _{TALK}			Room		- 64		
- 3 dB Bandwidth ^d	BW	R _L = 50 Ω		Room		300		MHz
Total Harmonic Distortion ^d	THD	R _L = 600 Ω, 0.5 Vp-p f = 600 Hz - 20 kHz		Room		0.016		%
Capacitance								
Control Pin Capacitance ^d	C _S	V+ = 0 V		Room		3.7		pF
B Port Off Capacitance ^d	C _{IO-B}	V+ = 5 V		Room		7		
A Port Capacitance When Switch Enable ^d	C _{IO-A(on)}			Room		19		

Notes:

- Room = 25 °C, Full = as determined by the operating suffix.
- The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
- Typical values are for design aid only, not guaranteed nor subject to production testing.
- Guarantee by design, nor subjected to production test.
- V_S = input voltage to perform proper function.
- Guaranteed by design and not production tested. The bus switch propagation delay is a function of the RC time constant contributed by the on-resistance and the specified load capacitance with an ideal voltage source (zero output impedance) driving the switch.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

LOGIC DIAGRAM Positive Logic




Figure 1.

AC LOADING AND WAVEFORMS




Figure 2. AC Test Circuit








Figure 3. AC Waveforms

Notes:

- C_L includes probe and jig capacitance.
- Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
- Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- All input pulses are supplied by generators having the following characteristics: Input PRR = 1.0 MHz, t_w = 500 ns.
- The outputs are measured one at a time with one transition per measurement.
- $V_{LD} = 2 V_+$.



TYPICAL CHARACTERISTICS $T_A = 25\text{ }^{\circ}\text{C}$, unless otherwise noted

 R_{ON} vs. V_A and Supply Voltage

Switching Threshold vs. Supply Voltage

Insertion Loss, Off-Isolation, Crosstalk vs. Frequency

TEST CIRCUITS



C_L (includes fixture and stray capacitance)

Figure 4. Break-Before-Make Interval



IN depends on switch configuration: input polarity determined by sense of switch.

Figure 5. Charge Injection




Figure 6. Off-Isolation





Figure 7. Channel Off/On Capacitance

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see <http://www.vishay.com/ppg?68628>.


MINI QFN-6L CASE OUTLINE



DIM	MILLIMETERS			INCHES		
	MIN.	NAM.	MAX.	MIN.	NAM.	MAX.
A	0.50	0.55	0.60	0.0197	0.0217	0.0236
A1	0.00	-	0.05	0.000	-	0.002
b	0.15	0.20	0.25	0.006	0.008	0.010
c	0.15 REF			0.006 REF		
D	1.15	1.20	1.25	0.045	0.047	0.049
E	0.95	1.00	1.05	0.037	0.039	0.041
e	0.40 BSC			0.016 BSC		
L	0.30	0.35	0.40	0.012	0.014	0.016
L1	0.40	0.45	0.50	0.016	0.018	0.020

ECN T-07039-Rev. A, 12-Feb-07
DWG: 5958

RECOMMENDED MINIMUM PADS FOR MINI QFN 6L



Mounting Footprint
Dimensions in mm



Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Hyperlinks included in this datasheet may direct users to third-party websites. These links are provided as a convenience and for informational purposes only. Inclusion of these hyperlinks does not constitute an endorsement or an approval by Vishay of any of the products, services or opinions of the corporation, organization or individual associated with the third-party website. Vishay disclaims any and all liability and bears no responsibility for the accuracy, legality or content of the third-party website or for that of subsequent links.

Vishay products are not designed for use in life-saving or life-sustaining applications or any application in which the failure of the Vishay product could result in personal injury or death unless specifically qualified in writing by Vishay. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.