

GENERAL DESCRIPTION

The SGM823 is a complete microprocessor supervisory device which combines reset, watchdog and manual reset functions in a SOT-23-5 package. System reliability is significantly improved by such integration compared to the designs with individual ICs or discrete components. The SGM823 also features an excellent transient immunity to ignore fast V_{CC} transients.

This device has an active-low push-pull reset output (nRESET) that is activated by a logic low on the manual reset input (nMR), a watchdog expiry event or due to a low V_{CC} voltage. The nRESET output can still be in the correct logic state even if V_{CC} is 1V. The SGM823 is offered in four fixed V_{CC} reset threshold voltages.

The SGM823 is available in a Green SOT-23-5 package. It operates over a junction temperature range of -40°C to $+125^{\circ}\text{C}$.

TYPICAL APPLICATION




Figure 1. Typical Application Circuit Example

FEATURES

- Ultra-Low Supply Current: $< 1\mu\text{A}$ (TYP)
- Precision Supply-Voltage Monitor
 - ♦ 4.63V for SGM823-L
 - ♦ 3.08V for SGM823-T
 - ♦ 2.93V for SGM823-S
 - ♦ 2.63V for SGM823-R
- Guaranteed nRESET Valid at $V_{CC} = 1\text{V}$
- Push-Pull nRESET Output
- Reset Pulse Width: 200ms (TYP)
- Debounced TTL/CMOS-Compatible
- Manual Reset Input
- Watchdog Timer with 1.6s (TYP) Timeout
- Fully Specified over Temperature
- Power-Supply Transient Immunity
- Without External Components
- -40°C to $+125^{\circ}\text{C}$ Operating Temperature Range
- Available in a Green SOT-23-5 Package

APPLICATIONS


Computers
 Portable Equipment
 Automotive Equipment
 Intelligent Instruments
 Critical μP Power Monitoring

5-Pin Microprocessor Supervisory Circuit with Watchdog Timer and Manual Reset

MODEL	RESET THRESHOLD (V)	PACKAGE DESCRIPTION	ORDERING NUMBER	PACKAGE MARKING	PACKING OPTION
SGM823	4.63	SOT-23-5	SGM823-LXN5G/TR	MNFXX	Tape and Reel, 3000
	3.08	SOT-23-5	SGM823-TXN5G/TR	MG6XX	Tape and Reel, 3000
	2.93	SOT-23-5	SGM823-SXN5G/TR	MG7XX	Tape and Reel, 3000
	2.63	SOT-23-5	SGM823-RXN5G/TR	MG8XX	Tape and Reel, 3000

Date Code - Week
Date Code - Year
Serial Number

PIN CONFIGURATION



PIN DESCRIPTION

PIN	NAME	I/O	FUNCTION
1	nRESET	O	Active-Low Reset Output Pin. It delivers a 200ms (TYP) low pulse when activated. nRESET remains low if V _{CC} is below the reset threshold or nMR is logic low. It remains low for 200ms after any of the following events: V _{CC} rises above the reset threshold, a watchdog expiry triggers a reset, or the nMR input goes from low to high.
2	GND	–	Ground.
3	nMR	I	Manual Reset Input Pin. nRESET keeps low when nMR is low. When nMR is high, nRESET becomes high after a 200ms timeout period. It is an active-low reset input with an internal 59kΩ pull-up resistor. nMR can be driven by a CMOS/TTL logic or by a switch shorting to GND. If not used, leave it open or connect it to V _{CC} .
4	WDI	I	Watchdog Input Pin. If the high or low state of WDI exceeds the watchdog timeout period, the internal watchdog timer is expired and a reset is triggered. The internal watchdog timer is clear while a reset is asserted. The timer is also cleared if the WDI input is changed (on rising or falling edges). The watchdog feature is disabled if the WDI is left open or if it is connected to a three-stated buffer output. If it requires the SGM823 to switch WDI from normal state to disable state, ensure that the WDI enters the high-Z state from logic low within the period of 1.4s after the last WDI falling edge.
5	V _{CC}	I	Supply Voltage Pin.





NOTE: I: input; O: output.

ELECTRICAL CHARACTERISTICS

($T_J = +25^\circ\text{C}$, $V_{CC} = 4.73\text{V}$ to 5.5V for SGM823-L, $V_{CC} = 3.14\text{V}$ to 5.5V for SGM823-T, $V_{CC} = 2.99\text{V}$ to 5.5V for SGM823-S, $V_{CC} = 2.68\text{V}$ to 5.5V for SGM823-R, Full = -40°C to $+125^\circ\text{C}$, unless otherwise noted.)

PARAMETER		CONDITIONS	TEMP	MIN	TYP	MAX	UNITS
Operating Voltage Range (V _{CC})			Full	1		5.5	V
Supply Current (I _{SUPPLY})		V _{CC} = 3.6V	Full		0.5	1.2	μA
		V _{CC} = 5.5V	Full		0.7	1.4	
nRESET Threshold (V _{nRST})		SGM823-L	+25°C	4.55	4.63	4.70	V
			Full	4.54	4.63	4.73	
		SGM823-T	+25°C	3.03	3.08	3.13	
			Full	3.02	3.08	3.14	
		SGM823-S	+25°C	2.88	2.93	2.98	
			Full	2.87	2.93	2.99	
		SGM823-R	+25°C	2.59	2.63	2.67	
			Full	2.58	2.63	2.68	
nRESET Threshold Hysteresis (V _{HYS})		SGM823-L	+25°C		20		mV
		SGM823-T	+25°C		14		
		SGM823-S	+25°C		13		
		SGM823-R	+25°C		12		
nRESET Threshold Temperature Coefficient			Full		20		ppm/°C
nRESET Pulse Width (t _{RP})			Full	140	200	290	ms
nRESET Output Voltage	V _{OH}	SGM823-L, V _{CC} = V _{nRST(MAX)} , I _{SOURCE} = 120μA	Full	V _{CC} - 1.5			V
		SGM823-T/S/R, V _{CC} = V _{nRST(MAX)} , I _{SOURCE} = 30μA	Full	0.8 × V _{CC}			
	V _{OL}	SGM823-L, V _{CC} = V _{nRST(MIN)} , I _{SINK} = 3.2mA	Full			0.4	
		SGM823-T/S/R, V _{CC} = V _{nRST(MIN)} , I _{SINK} = 1.2mA	Full			0.3	
		V _{CC} = 1V, V _{CC} falling, I _{SINK} = 50μA	Full			0.3	
nRESET Output Short-Circuit Current (I _{SOURCE})		SGM823-L, nRESET = 0V, V _{CC} = 5.5V	Full			460	μA
		SGM823-T/S/R, nRESET = 0V, V _{CC} = 3.6V	Full			430	
V _{CC} to Reset Delay (t _{RD})		V _{nRST} - V _{CC} = 100mV	+25°C		84		μs
Watchdog Timeout Period (t _{WD})			Full	1.1	1.6	2.4	sec
WDI Pulse Width (t _{WP})		V _{IL} = 0V, V _{IH} = V _{CC}	Full	90			ns
WDI Input Threshold	Low	V _{CC} = 5V	Full			0.8	V
	High	V _{CC} = 5V	Full	3.5			
	Low	V _{nRST(MAX)} < V _{CC} < 3.6V	Full			0.8	
	High	V _{nRST(MAX)} < V _{CC} < 3.6V	Full	0.7 × V _{CC}			
WDI Input Current		WDI = V _{CC} , time average	Full		0.02	0.5	μA
		WDI = 0V, time average	Full	-0.5	-0.01		
nMR Input Voltage	V _{IL}		Full			0.8	V
	V _{IH}		Full	2			
nMR Pulse Width (t _{MR})			Full	300			ns
nMR Noise Immunity (Pulse width with no reset)			+25°C		130		ns
nMR to nRESET Out Delay (t _{MD})			Full			470	ns
nMR Pull-Up Resistance (Internal)			Full	44	59	78	kΩ

TYPICAL PERFORMANCE CHARACTERISTICS



FUNCTIONAL BLOCK DIAGRAM




Figure 2. Block Diagram

DETAILED DESCRIPTION

nRESET Output

The reset input of a microprocessor (μP) initiates it to a known state. The SGM823 supervisory circuit asserts a reset to the supervised μP to prevent the code-execution errors that may occur due to power-up, power-down, brownout conditions or other transients. The nRESET output is still in the correct logic state even if V_{CC} is lower than 1V. During power-up, when V_{CC} exceeds the rising threshold voltage ($V_{\text{nRST}} + V_{\text{HYS}}$), an internal timer keeps nRESET in low state for the reset timeout period (t_{RP}) before nRESET returns to the high state (Figure 3).

If V_{CC} drops below the falling threshold voltage (V_{nRST}) (a brownout condition occurs), a reset is asserted and nRESET goes low. In general, nRESET remains low for the t_{RP} (200ms, TYP) period every time after the last event. So, if during the low period of nRESET, V_{CC} goes up and dips below V_{nRST} again, the internal timer will restart for a new t_{RP} period. The nRESET output can source and sink current.




Figure 3. nRESET Timing Diagram

Manual Reset Input

Many μP -based products need manual-reset capability to let the operator or an external logic reset the μP . For the SGM823, applying a logic low to the nMR input, asserts a reset (nRESET = low). nRESET remains low while nMR is low, and will stay low for the t_{RP} (200ms, TYP) period after nMR returns to high state. The nMR input is internally pulled up by a 59k Ω resistor and can be left floating if not used. It can be driven by a CMOS/TTL logic or by a switch shorting to GND. A normally open momentary switch connected between nMR and GND pins can be used as a manual reset. Switch debouncing is not needed. However, if long cables are used to drive the nMR input or if the environment is noisy, connect a 0.1 μF capacitor between nMR and GND to immune the additional noise.

Watchdog Input

The internal watchdog circuit monitors the μP 's activity by checking the WDI input. If the μP does not toggle the WDI within the watchdog t_{WD} (1.6s, TYP) period, nRESET will send a low pulse to reset the μP . So, the code should be written such that successive toggles on WDI occur in periods not longer than the lowest t_{WD} time to reset the internal watchdog timer and prevent μP reset when the code is running normally. The watchdog timer is cleared by either toggling WDI or by a pulse with a duration as short as 90ns. While the reset is asserted and nRESET is low, the watchdog timer is cleared and timer does not count. It starts counting when the reset is released and nRESET goes high (Figure 4).

To disable the watchdog function, leave the WDI pin open. If WDI is driven by a 3-state buffer, set it to the Hi-Z state. In this case the buffer leakage current should not exceed 10 μA . The maximum capacitance seen on the WDI pin should be less than 200pF to assure that watchdog remains disabled. The watchdog input is internally oscillating when it is left open to clear the watchdog timer and prevent it from generating a reset. It is driven low during the first 7/8 of the watchdog timeout period and driven high in the last 1/8 of that. For example if WDI input is open and the watchdog timeout is 1.6s, the watchdog timer will automatically clear every 1.4s and reset will not occur.




Figure 4. Watchdog Timing Relationship

APPLICATION INFORMATION

Using SGM823 with Microprocessors with Bidirectional Reset Pins

Some microprocessors can internally force their reset pins low to assert a reset (bidirectional reset pins). The low pull-up current of the SGM823 allows using of them along with the microprocessors with bidirectional resets like the 68HC11. The microprocessor can force nRESET low when nRESET is pulled high by the SGM823 with no issues (Figure 5).




Figure 5. Interfacing to μP with Bidirectional Resets

Negative-Going V_{CC} Transient Immunity

The SGM823 has the ability to immune short time and negative V_{CC} transients or even glitches. It does not need to shut down the entire system. Resets are applied to the microprocessor during power-up, power-down and brownout conditions and not when an insignificant V_{CC} transient occurs.

A 0.1 μF ceramic capacitor is recommended between the V_{CC} and GND pin to reduce the input supply noise.

Watchdog Input Current

The WDI input is internally driven by a buffer and series resistor from an internal counter chain stage of the watchdog. Therefore, when WDI is open, the watchdog timer is automatically cleared before timeout (by an internal low-high-low pulse).

To get the minimum WDI input current (minimum power loss), keep WDI low for the majority of the timeout period and send a high pulse at the first 7/8 of the timeout period for clearing the watchdog timer.

Watchdog Software Considerations

To have a more effective watchdog in software monitoring, rather than generating pulses by a code segment, set and reset the WDI input at different points of the program code. For example, set it in the main program and reset it in a periodic timing interrupt. For example, if WDI is toggled within an unwanted infinite loop, it will continuously reset watchdog as a normal condition and the processor is not reset.

An example of a watchdog flow is shown in Figure 6. The WDI is set high at the start of the program, and is set low at the start of every subroutine or loop, then is set high again when the program returns to the start. If the processor hangs in any subroutine, the WDI toggling will not occur and the watchdog will reset the processor and correct the situation.

The nRESET output may also be connected to an interrupt input of the μP for a corrective action if preferred.

Note that such watchdog control schemes may not be optimal if the total power consumption is critical as discussed in the Watchdog Input Current section.




Figure 6. Watchdog Flow Diagram



REVISION HISTORY

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.



JUNE 2026 – REV.A.3 to REV.A.4	Page
Updated Absolute Maximum Ratings section.....	2
Updated Pin Description section.....	3
NOVEMBER 2023 – REV.A.2 to REV.A.3	Page
Changed Detailed Description section	7
Changed Application Information section.....	8
JULY 2020 – REV.A.1 to REV.A.2	Page
Updated Features section.....	1
Changed Detailed Description section	7
JANUARY 2020 – REV.A to REV.A.1	Page
Changed Electrical Characteristics section	4
Changed Typical Performance Characteristics section	5
Changed Figure 1.....	7
Changes from Original to REV.A (DECEMBER 2018)	Page
Changed from product preview to production data.....	All

PACKAGE OUTLINE DIMENSIONS

SOT-23-5



RECOMMENDED LAND PATTERN (Unit: mm)




Symbol	Dimensions In Millimeters		Dimensions In Inches	
	MIN	MAX	MIN	MAX
A	1.050	1.250	0.041	0.049
A1	0.000	0.100	0.000	0.004
A2	1.050	1.150	0.041	0.045
b	0.300	0.500	0.012	0.020
c	0.100	0.200	0.004	0.008
D	2.820	3.020	0.111	0.119
E	1.500	1.700	0.059	0.067
E1	2.650	2.950	0.104	0.116
e	0.950 BSC		0.037 BSC	
e1	1.900 BSC		0.075 BSC	
L	0.300	0.600	0.012	0.024
θ	0°	8°	0°	8°


PACKAGE INFORMATION

TAPE AND REEL INFORMATION

REEL DIMENSIONS



TAPE DIMENSIONS



NOTE: The picture is only for reference. Please make the object as the standard.


KEY PARAMETER LIST OF TAPE AND REEL

Package Type	Reel Diameter	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P0 (mm)	P1 (mm)	P2 (mm)	W (mm)	Pin1 Quadrant
SOT-23-5	7"	9.5	3.20	3.20	1.40	4.0	4.0	2.0	8.0	Q3

DD00001

PACKAGE INFORMATION

CARTON BOX DIMENSIONS



NOTE: The picture is only for reference. Please make the object as the standard.

KEY PARAMETER LIST OF CARTON BOX

Reel Type	Length (mm)	Width (mm)	Height (mm)	Pizza/Carton
7" (Option)	368	227	224	8
7"	442	410	224	18

DD0002