LP3985 Micropower, 150mA Low-Noise Ultra Low-Dropout CMOS Voltage Regulator

Check for Samples: LP3985

FEATURES

- **Miniature 5-I/O DSBGA and USON Package**
- **Logic Controlled Enable**
- **Stable with Ceramic and High Quality Tantalum Capacitors**
- **Fast Turn-on**
- **Thermal Shutdown and Short-Circuit Current Limit**

APPLICATIONS

- **CDMA Cellular Handsets**
- **Wideband CDMA Cellular Handsets**
- **GSM Cellular Handsets**
- **Portable Information Appliances**

KEY SPECIFICATIONS

- **2.5 to 6.0V Input Range**
- **150mA Verified Output**
- **50dB PSRR at 1kHz @ VIN = VOUT + 0.2V**
- **≤1.5µA Quiescent Current when Shut Down**
- **Fast Turn-On time: 200µs (typ.)**
- **100mV Maximum Dropout with 150mA Load**
- **30µVrms Output Noise (typ.) Over 10Hz to 100kHz**
- **−40 to +125°C Junction Temperature Range for Operation**
- **2.5V, 2.6V, 2.7V, 2.8V, 2.85V, 2.9V, 3.0V, 3.1V, 3.2V, 3.3V, 4.7V, 4.75V, 4.8V and 5.0V outputs standard**

DESCRIPTION

The LP3985 is designed for portable and wireless applications with demanding performance and space requirements.

The LP3985 is stable with a small 1µF ±30% ceramic or high-quality tantalum output capacitor. The DSBGA requires the smallest possible PC board area - the total application circuit area can be less than 2.0mm x 2.5mm, a fraction of a 1206 case size.


The LP3985's performance is optimized for battery powered systems to deliver ultra low noise, extremely low dropout voltage and low quiescent current. Regulator ground current increases only slightly in dropout, further prolonging the battery life.

An optional external bypass capacitor reduces the output noise without slowing down the load transient response. Fast startup time is achieved by utilizing an internal power-on circuit that actively pre-charges the bypass capacitor.

Power supply rejection is better than 50dB at low frequencies and starts to roll off at 1kHz. High power supply rejection is maintained down to low input voltage levels common to battery operated circuits.

The device is ideal for mobile phone and similar battery powered wireless applications. It provides up to 150mA, from a 2.5V to 6V input. The LP3985 consumes less than 1.5µA in disable mode and has fast turn-on time less than 200µs.

Typical Application Circuit



Pin Numbers in parenthesis indicate DSBGA package.
* Optional Noise Reduction Capacitor.

Figure 1.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Copyright © 2000–2013, Texas Instruments Incorporated

DESCRIPTION (CONTINUED)

The LP3985 is available in a 5-bump thin DSBGA and a 5-pin USON package. Performance is specified for −40°C to +125°C temperature range and is available in 2.5V, 2.6V, 2.7V, 2.8V, 2.85V, 2.9V, 3.0V. 3.1V, 3.2V, 3.3V, 4.7V, 4.75V, 4.8V and 5.0V output voltages. For other output voltage options between 2.5V to 5.0V or for a dual LP3985, please contact a Texas Instruments sales office.

Block Diagram




Figure 2.

PIN DESCRIPTIONS

Name	* DSBGA	USON	Function
V_{EN}	A1	3	Enable Input Logic, Enable High
GND	B2	2	Common Ground
V_{OUT}	C1	5	Output Voltage of the LDO
V_{IN}	C3	1	Input Voltage of the LDO
BYPASS	A3	4	Optional Bypass Capacitor for Noise Reduction

Connection Diagram




Figure 3. Top View USON 5-Pin Package
Package Number MF05A




Figure 4. Top View 5-Bump DSBGA Package
Package Number TLA05

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

Copyright © 2000–2013, Texas Instruments Incorporated

ORDERING INFORMATION(1)(2)

Orderable	Voltage Option (V)
SOT23-5 package	
LP3985IM5-2.5/NOPB	2.5
LP3985IM5X-2.5/NOPB	
LP3985IM5-2.6/NOPB	2.6
LP3985IM5X-2.6/NOPB	
LP3985IM5-2.7/NOPB	2.7
LP3985IM5X-2.7/NOPB	
LP3985IM5-2.8/NOPB	2.8
LP3985IM5X-2.8/NOPB	
LP3985IM5-2.85/NOPB	2.85
LP3985IM5X-2.85/NOPB	
LP3985IM5-2.9/NOPB	2.9
LP3985IM5X-2.9/NOPB	
LP3985IM5-3.0/NOPB	3
LP3985IM5X-3.0/NOPB	
LP3985IM5-3.1/NOPB	3.1
LP3985IM5X-3.1/NOPB	
LP3985IM5-3.2/NOPB	3.2
LP3985IM5X-3.2/NOPB	
LP3985IM5-3.3/NOPB	3.3
LP3985IM5X-3.3/NOPB	
LP3985IM5-4.7/NOPB	4.7
LP3985IM5X-4.7/NOPB	
LP3985IM5-5.0/NOPB	5.0
LP3985IM5X-5.0/NOPB	

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.
(2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.

Copyright © 2000–2013, Texas Instruments Incorporated

ORDERING INFORMATION(1)(2) (continued)

Orderable	Voltage Option (V)
DSBGA package	
LP3985ITL-2.5/NOPB	2.5
LP3985ITLX-2.5/NOPB	
LP3985ITL-2.6/NOPB	2.6
LP3985ITLX-2.6/NOPB	
LP3985ITL-2.7/NOPB	2.7
LP3985ITLX-2.7/NOPB	
LP3985ITL-2.8/NOPB	2.8
LP3985ITLX-2.8/NOPB	
LP3985ITL-2.85/NOPB	2.85
LP3985ITLX-2.85/NOPB	
LP3985ITL-2.9/NOPB	2.9
LP3985ITLX-2.9/NOPB	
LP3985ITL-3.0/NOPB	3
LP3985ITLX-3.0/NOPB	
LP3985ITL-3.1/NOPB	3.1
LP3985ITLX-3.1/NOPB	
LP3985ITL-3.2/NOPB	3.2
LP3985ITLX-3.2/NOPB	
LP3985ITL-3.3/NOPB	3.3
LP3985ITLX-3.3/NOPB	
LP3985ITL-4.75/NOPB	4.75
LP3985ITLX-4.75/NOPB	
LP3985ITL-4.8/NOPB	4.8
LP3985ITLX-4.8/NOPB	
LP3985ITL-5.0/NOPB	5.0
LP3985ITLX-5.0/NOPB	

Copyright © 2000–2013, Texas Instruments Incorporated

Absolute Maximum Ratings (1) (2) (3)

V_{IN}, V_{EN}	−0.3 to 6.5V
V_{OUT}	−0.3 to (V_{IN}+0.3) ≤ 6.5V
Junction Temperature	150°C
Storage Temperature	−65°C to +150°C
Lead Temp.	235°C
Pad Temp. (4)	235°C
Maximum Power Dissipation SOT23-5 (5) DSBGA (5)	 364mW 314mW
ESD Rating (6) Human Body Model Machine Model	 2kV 150V

(1) Absolute Maximum Ratings are limits beyond which damage to the device may occur. Operating Ratings are conditions under which operation of the device is verified. Operating Ratings do not imply verified performance limits. For verified performance limits and associated test conditions, see the Electrical Characteristics tables.
(2) All voltages are with respect to the potential at the GND pin.
(3) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and specifications.
(4) Additional information on lead temperature and pad temperature can be found in Texas Instruments Application Note AN-1112(SNOA401).
(5) The Absolute Maximum power dissipation depends on the ambient temperature and can be calculated using the formula: $P_D = (T_J - T_A)/\theta_{JA}$,where T_J is the junction temperature, T_A is the ambient temperature, and θ_{JA} is the junction-to-ambient thermal resistance. The 364mW rating for SOT23-5 appearing under Absolute Maximum Ratings results from substituting the Absolute Maximum junction temperature, 150°C, for T_J, 70°C for T_A, and 220°C/W for θ_{JA}. More power can be dissipated safely at ambient temperatures below 70°C . Less power can be dissipated safely at ambient temperatures above 70°C. The Absolute Maximum power dissipation can be increased by 4.5mW for each degree below 70°C, and it must be derated by 4.5mW for each degree above 70°C.
(6) The human body model is 100pF discharged through 1.5kΩ resistor into each pin. The machine model is a 200 pF capacitor discharged directly into each pin.

Operating Ratings (1) (2)

V_{IN}	2.5 to 6V
V_{EN}	0 to (V_{IN}+0.3) ≤ 6V
Junction Temperature	−40°C to +125°C
Thermal Resistance θ_{JA} (SOT23-5) θ_{JA} (DSBGA)	 220°C/W 255°C/W
Maximum Power Dissipation SOT23-5 (3) DSBGA (3)	 250mW 216mW

(1) Absolute Maximum Ratings are limits beyond which damage to the device may occur. Operating Ratings are conditions under which operation of the device is verified. Operating Ratings do not imply verified performance limits. For verified performance limits and associated test conditions, see the Electrical Characteristics tables.
(2) All voltages are with respect to the potential at the GND pin.
(3) Like the Absolute Maximum power dissipation, the maximum power dissipation for operation depends on the ambient temperature. The 250mW rating for SOT23-5 appearing under Operating Ratings results from substituting the maximum junction temperature for operation, 125°C, for T_J, 70°C for T_A, and 220°C/W for θ_{JA} into $P_D = (T_J - T_A)/\theta_{JA}$ from above. More power can be dissipated at ambient temperatures below 70°C . Less power can be dissipated at ambient temperatures above 70°C. The maximum power dissipation for operation can be increased by 4.5mW for each degree below 70°C, and it must be derated by 4.5mW for each degree above 70°C.

Copyright © 2000–2013, Texas Instruments Incorporated

Electrical Characteristics

Unless otherwise specified: $V_{IN} = V_{OUT(nom)} + 0.5V$, $C_{IN} = 1\ \mu F$, $I_{OUT} = 1mA$, $C_{OUT} = 1\ \mu F$, $C_{BYPASS} = 0.01\mu F$. Typical values and limits appearing in standard typeface are for $T_J = 25°C$. Limits appearing in **boldface type** apply over the entire junction temperature range for operation, −40°C to +125°C.(1)(2)

Symbol	Parameter	Conditions	Typ	Limit		Units
				Min	Max	
ΔV_{OUT}	Output Voltage Tolerance	I_{OUT} = 1mA		−2 **−3**	2 **3**	% of $V_{OUT(nom)}$
	Line Regulation Error	$V_{IN} = (V_{OUT(nom)} + 0.5V)$ to 6.0V, For 4.7 to 5.0 options For all other options		**−0.19** **−0.1**	**0.19** **0.1**	%/V
	Load Regulation Error(3)	I_{OUT} = 1 mA to 150 mA LP3985IM5 (SOT23-5)	0.0025		**0.005**	%/mA
		LP3985 (DSBGA)	0.0004		**0.002**	
	Output AC Line Regulation	$V_{IN} = V_{OUT(nom)} + 1V$, I_{OUT} = 150 mA (Figure 5)	1.5			mV_{P-P}
PSRR	Power Supply Rejection Ratio	$V_{IN} = V_{OUT(nom)} + 0.2V$, f = 1 kHz, I_{OUT} = 50 mA (Figure 6)	50			dB
		$V_{IN} = V_{OUT(nom)} + 0.2V$, f = 10 kHz, I_{OUT} = 50 mA (Figure 6)	40			
I_Q	Quiescent Current	V_{EN} = 1.4V, I_{OUT} = 0 mA For 4.7 to 5.0 options For all other options	 100 85		 **165** **150**	µA
		V_{EN} = 1.4V, I_{OUT} = 0 to 150 mA For 4.7 to 5.0 options For all other options	 155 140		 **250** **200**	
		V_{EN} = 0.4V	0.003		**1.5**	
	Dropout Voltage(4)	I_{OUT} = 1 mA	0.4		**2**	mV
		I_{OUT} = 50 mA	20		**35**	
		I_{OUT} = 100 mA	45		**70**	
		I_{OUT} = 150 mA	60		**100**	
I_{SC}	Short Circuit Current Limit	Output Grounded (Steady State)	600			mA
$I_{OUT(PK)}$	Peak Output Current	$V_{OUT} \geq V_{OUT(nom)}$ - 5%	550	**300**		mA
T_{ON}	Turn-On Time(5)	C_{BYPASS} = 0.01 µF	200			µs
e_n	Output Noise Voltage(6)	BW = 10 Hz to 100 kHz, C_{OUT} = 1µF	30			µVrms
	Output Noise Density	C_{BP} = 0	230			nV/ $\sqrt{Hz}$
I_{EN}	Maximum Input Current at EN	V_{EN} = 0.4 and V_{IN} = 6.0	±1			nA
V_{IL}	Maximum Low Level Input Voltage at EN	V_{IN} = 2.5 to 6.0V			**0.4**	V
V_{IH}	Minimum High Level Input Voltage at EN	V_{IN} = 2.5 to 6.0V		**1.4**		V
TSD	Thermal Shutdown Temperature		160			°C
	Thermal Shutdown Hysteresis		20			°C

(1) All limits are verified. All electrical characteristics having room-temperature limits are tested during production with $T_J = 25°C$ or correlated using Statistical Quality Control (SQC) methods. All hot and cold limits are specified by correlating the electrical characteristics to process and temperature variations and applying statistical process control.
(2) The target output voltage, which is labeled $V_{OUT(nom)}$, is the desired voltage option.
(3) An increase in the load current results in a slight decrease in the output voltage and vice versa.
(4) Dropout voltage is the input-to-output voltage difference at which the output voltage is 100mV below its nominal value. This specification does not apply for input voltages below 2.5V.
(5) Turn-on time is time measured between the enable input just exceeding V_{IH} and the output voltage just reaching 95% of its nominal value.
(6) The output noise varies with output voltage option. The 30µVrms is measured with 2.5V voltage option. To calculate an approximated output noise for other options, use the equation: (30µVrms)(X)/2.5, where X is the voltage option value.

Copyright © 2000–2013, Texas Instruments Incorporated

Recommended Output Capacitor

Symbol	Parameter	Conditions	Nominal Value	Limit		Units
				Min	Max	
C_{OUT}	Output Capacitor	Capacitance(1)	1.0	**0.7**		µF
		ESR		**5**	**500**	mΩ

(1) The minimum value of capacitance for stability and correct operation is 0.7µF. The Capacitor tolerance should be ± 30% or better over the temperature range. The full range of operating conditions for the capacitor in the application should be considered during device selection to ensure this minimum capacitance specification is met. The recommended capacitor type is X7R to meet the full device temperature spec of -40ºC to 125ºC. See the capacitor section in Application Hints.

Timing Diagrams




Figure 5. Line Transient Input Test Signal




Figure 6. PSRR Input Test Signal

Copyright © 2000–2013, Texas Instruments Incorporated

Typical Performance Characteristics

Unless otherwise specified, $C_{IN} = C_{OUT} = 1\ \mu F$ Ceramic, $C_{BYPASS} = 0.01\ \mu F$, $V_{IN} = V_{OUT} + 0.2V$, $T_A = 25°C$, Enable pin is tied to V_{IN}.

Output Voltage Change vs Temperature




Figure 7.

Dropout Voltage vs Load Current




Figure 8.

Ground Current vs Load Current




Figure 9.

Ground Current vs V_{IN} @ 25°C




Figure 10.

Ground Current vs V_{IN} @ −40°C




Figure 11.

Ground Current vs V_{IN} @ 125°C




Figure 12.

Copyright © 2000–2013, Texas Instruments Incorporated

Typical Performance Characteristics (continued)

Unless otherwise specified, $C_{IN} = C_{OUT} = 1$ µF Ceramic, $C_{BYPASS} = 0.01$ µF, $V_{IN} = V_{OUT} + 0.2V$, $T_A = 25°C$, Enable pin is tied to V_{IN}.




Figure 13.




Figure 14.




Figure 15.




Figure 16.




Figure 17.




Figure 18.

Copyright © 2000–2013, Texas Instruments Incorporated

Typical Performance Characteristics (continued)

Unless otherwise specified, $C_{IN} = C_{OUT} = 1$ µF Ceramic, $C_{BYPASS} = 0.01$ µF, $V_{IN} = V_{OUT} + 0.2V$, $T_A = 25°C$, Enable pin is tied to V_{IN}.

Short Circuit Current (DSBGA)




Figure 19.

Short Circuit Current (DSBGA)




Figure 20.

Output Noise Spectral Density




Figure 21.

Ripple Rejection ($V_{IN} = V_{OUT} + 0.2V$)




Figure 22.

Ripple Rejection ($V_{IN} = V_{OUT} + 1V$)




Figure 23.

Ripple Rejection ($V_{IN} = 5.0V$)




Figure 24.

Copyright © 2000–2013, Texas Instruments Incorporated

Typical Performance Characteristics (continued)

Unless otherwise specified, $C_{IN} = C_{OUT} = 1$ µF Ceramic, $C_{BYPASS} = 0.01$ µF, $V_{IN} = V_{OUT} + 0.2V$, $T_A = 25°C$, Enable pin is tied to V_{IN}.

Startup Time ($V_{IN} = V_{OUT} + 0.2V$)




Figure 25.

Startup Time ($V_{IN} = 4.2V$)




Figure 26.

Startup Time ($V_{IN} = V_{OUT} + 0.2V$)




Figure 27.

Startup Time ($V_{IN} = 4.2V$)




Figure 28.

Startup Time ($V_{IN} = V_{OUT} + 0.2V$)




Figure 29.

Startup Time ($V_{IN} = 4.2V$)




Figure 30.

Copyright © 2000–2013, Texas Instruments Incorporated

Typical Performance Characteristics (continued)

Unless otherwise specified, $C_{IN} = C_{OUT} = 1$ µF Ceramic, $C_{BYPASS} = 0.01$ µF, $V_{IN} = V_{OUT} + 0.2V$, $T_A = 25°C$, Enable pin is tied to V_{IN}.

Line Transient Response




Figure 31.

Line Transient Response




Figure 32.

Load Transient Response (V_{IN} = 3.2V)




Figure 33.

Load Transient Response (V_{IN} = 4.2V)




Figure 34.

Load Transient Response (V_{IN} = 3.2V)




Figure 35.

Load Transient Response (V_{IN} = 4.2V)




Figure 36.

Copyright © 2000–2013, Texas Instruments Incorporated

Typical Performance Characteristics (continued)

Unless otherwise specified, $C_{IN} = C_{OUT} = 1$ µF Ceramic, $C_{BYPASS} = 0.01$ µF, $V_{IN} = V_{OUT} + 0.2V$, $T_A = 25°C$, Enable pin is tied to V_{IN}.

Enable Response ($V_{IN} = V_{OUT} + 0.2V$)




Figure 37.

Enable Response ($V_{IN} = 4.2V$)




Figure 38.

Enable Response ($V_{IN} = V_{OUT} + 0.2V$)




Figure 39.

Enable Response ($V_{IN} = 4.2V$)




Figure 40.

Output Impedance ($V_{IN} = 4.2V$)




Figure 41.

Output Impedance ($V_{IN} = V_{OUT} + 0.2V$)




Figure 42.

Copyright © 2000–2013, Texas Instruments Incorporated

APPLICATION HINTS

EXTERNAL CAPACITORS

Like any low-dropout regulator, the LP3985 requires external capacitors for regulator stability. The LP3985 is specifically designed for portable applications requiring minimum board space and smallest components. These capacitors must be correctly selected for good performance.

INPUT CAPACITOR

An input capacitance of ≅ 1µF is required between the LP3985 input pin and ground (the amount of the capacitance may be increased without limit).

This capacitor must be located a distance of not more than 1cm from the input pin and returned to a clean analog ground. A ceramic capacitor is recommended although a good quality tantalum or film capacitor may be used at the input.

Important: Tantalum capacitors can suffer catastrophic failures due to surge current when connected to a low-impedance source of power (like a battery or a very large capacitor). If a tantalum capacitor is used at the input, it must be verified by the manufacturer to have a surge current rating sufficient for the application.

There are no requirements for the ESR on the input capacitor, but tolerance and temperature coefficient must be considered when selecting the capacitor to ensure the capacitance will remain within the operational range over the full range of temperature and operating conditions.

OUTPUT CAPACITOR

Correct selection of the output capacitor is important to ensure stable operation in the intended application.

The output capacitor must meet all the requirements specified in the recommended capacitor table over all conditions in the application. These conditions include DC-bias, frequency and temperature. Unstable operation will result if the capacitance drops below the minimum specified value. (See the next section Capacitor Characteristics).

The LP3985 is designed specifically to work with very small ceramic output capacitors. A 1.0µF ceramic capacitor (dialectric type X7R) with ESR between 5mΩ to 500mΩ is suitable in the LP3985 application circuit. X5R capacitors may be used but have a narrower temperature range. With these and other capacitor types (Y5V, Z6U) that may be used, selection is dependant on the range of operating conditions and temperature range for that application. (see section on Capacitor Characteristics).

It may also be possible to use tantalum or film capacitors at the output, but these are not as attractive for reasons of size and cost (see next section Capacitor Characteristics).

It is also recommended that the output capacitor be placed within 1cm from the output pin and returned to a clean ground line.

CAPACITOR CHARACTERISTICS

The LP3985 is designed to work with ceramic capacitors on the output to take advantage of the benefits they offer: for capacitance values in the range of 1µF to 4.7µF range, ceramic capacitors are the smallest, least expensive and have the lowest ESR values (which makes them best for eliminating high frequency noise). The ESR of a typical 1µF ceramic capacitor is in the range of 20mΩ to 40mΩ, which easily meets the ESR requirement for stability by the LP3985.

For both input and output capacitors careful interpretation of the capacitor specification is required to ensure correct device operation. The capacitor value can change greatly dependant on the conditions of operation and capacitor type.

In particular the output capacitor selection should take account of all the capacitor parameters to ensure that the specification is met within the application. Capacitance value can vary with DC bias conditions as well as temperature and frequency of operation. Capacitor values will also show some decrease over time due to aging. The capacitor parameters are also dependant on the particular case size with smaller sizes giving poorer performance figures in general. As an example Figure 43 shows a typical graph showing a comparison of capacitor case sizes in a Capacitance vs. DC Bias plot. As shown in the graph, as a result of the DC Bias

Copyright © 2000–2013, Texas Instruments Incorporated

condition the capacitance value may drop below the minimum capacitance value given in the recommended capacitor table (0.7µF in this case). Note that the graph shows the capacitance out of spec for the 0402 case size capacitor at higher bias voltages. It is therefore recommended that the capacitor manufacturers' specifications for the nominal value capacitor are consulted for all conditions as some capacitor sizes (e.g. 0402) may not be suitable in the actual application.




Figure 43. Graph Showing A Typical Variation in Capacitance vs DC Bias

The ceramic capacitor's capacitance can vary with temperature. The capacitor type X7R, which operates over a temperature range of −55°C to +125°C, will only vary the capacitance to within ±15%. The capacitor type X5R has a similar tolerance over a reduced temperature range of −55°C to +85°C. Most large value ceramic capacitors (≅ 2.2µF) are manufactured with Z5U or Y5V temperature characteristics. Their capacitance can drop by more than 50% as the temperature goes from 25°C to 85°C. Therefore X7R is recommended over Z5U and Y5V in applications where the ambient temperature will change significantly above or below 25°C.

Tantalum capacitors are less desirable than ceramic for use as output capacitors because they are more expensive when comparing equivalent capacitance and voltage ratings in the 1µF to 4.7µF range.

Another important consideration is that tantalum capacitors have higher ESR values than equivalent size ceramics. This means that while it may be possible to find a tantalum capacitor with an ESR value within the stable range, it would have to be larger in capacitance (which means bigger and more costly) than a ceramic capacitor with the same ESR value. It should also be noted that the ESR of a typical tantalum will increase about 2:1 as the temperature goes from 25°C down to −40°C, so some guard band must be allowed.

NOISE BYPASS CAPACITOR

Connecting a 0.01µF capacitor between the C_{BYPASS} pin and ground significantly reduces noise on the regulator output. This cap is connected directly to a high impedance node in the band gap reference circuit. Any significant loading on this node will cause a change on the regulated output voltage. For this reason, DC leakage current through this pin must be kept as low as possible for best output voltage accuracy.

The types of capacitors best suited for the noise bypass capacitor are ceramic and film. High-quality ceramic capacitors with either NPO or COG dielectric typically have very low leakage. Polypropolene and polycarbonate film capacitors are available in small surface-mount packages and typically have extremely low leakage current.

Unlike many other LDO's, addition of a noise reduction capacitor does not effect the load transient response of the device.

NO-LOAD STABILITY

The LP3985 will remain stable and in regulation with no external load. This is specially important in CMOS RAM keep-alive applications.

Copyright © 2000–2013, Texas Instruments Incorporated

ON/OFF INPUT OPERATION

The LP3985 is turned off by pulling the V_{EN} pin low, and turned on by pulling it high. If this feature is not used, the V_{EN} pin should be tied to V_{IN} to keep the regulator output on at all time. To assure proper operation, the signal source used to drive the V_{EN} input must be able to swing above and below the specified turn-on/off voltage thresholds listed in the Electrical Characteristics section under V_{IL} and V_{IH}.

FAST ON-TIME

The LP3985 output is turned on after Vref voltage reaches its final value (1.23V nominal). To speed up this process, the noise reduction capacitor at the bypass pin is charged with an internal 70µA current source. The current source is turned off when the bandgap voltage reaches approximately 95% of its final value. The turn on time is determined by the time constant of the bypass capacitor. The smaller the capacitor value, the shorter the turn on time, but less noise gets reduced. As a result, turn on time and noise reduction need to be taken into design consideration when choosing the value of the bypass capacitor.

DSBGA MOUNTING

The DSBGA package requires specific mounting techniques which are detailed in Texas Instruments Application Note AN-1112(SNOA401). Referring to the section *Surface Mount Technology (SMT) Assembly Considerations*, it should be noted that the pad style which must be used with the 5-bump package is NSMD (non-solder mask defined) type.

For best results during assembly, alignment ordinals on the PC board may be used to facilitate placement of the DSBGA device.

DSBGA LIGHT SENSITIVITY

Exposing the DSBGA device to direct sunlight will cause mis-operation of the device. Light sources such as halogen lamps can effect electrical performance if brought near to the device.

The wavelengths which have most detrimental effect are reds and infra-reds, which means that the fluorescent lighting used inside most buildings has very little effect on performance. A DSBGA test board was brought to within 1cm of a fluorescent desk lamp and the effect on the regulated output voltage was negligible, showing a deviation of less than 0.1% from nominal.

Copyright © 2000–2013, Texas Instruments Incorporated

REVISION HISTORY

Changes from Revision AB (May 2013) to Revision AC	Page
• Changed layout of National Data Sheet to TI format	16

Copyright © 2000–2013, Texas Instruments Incorporated

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
LP3985IM5-2.5	NRND	SOT-23	DBV	5	1000	TBD	Call TI	Call TI	-40 to 125	LCSB	
LP3985IM5-2.5/NOPB	ACTIVE	SOT-23	DBV	5	1000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	LCSB	Samples
LP3985IM5-2.7/NOPB	ACTIVE	SOT-23	DBV	5	1000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	LCUB	Samples
LP3985IM5-2.8	NRND	SOT-23	DBV	5	1000	TBD	Call TI	Call TI	-40 to 125	LCJB	
LP3985IM5-2.8/NOPB	ACTIVE	SOT-23	DBV	5	1000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	LCJB	Samples
LP3985IM5-2.9/NOPB	ACTIVE	SOT-23	DBV	5	1000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	LCYB	Samples
LP3985IM5-3.0	NRND	SOT-23	DBV	5	1000	TBD	Call TI	Call TI	-40 to 125	LCRB	
LP3985IM5-3.0/NOPB	ACTIVE	SOT-23	DBV	5	1000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	LCRB	Samples
LP3985IM5-3.2/NOPB	ACTIVE	SOT-23	DBV	5	1000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	LDPB	Samples
LP3985IM5-3.3	NRND	SOT-23	DBV	5	1000	TBD	Call TI	Call TI	-40 to 125	LDQB	
LP3985IM5-3.3/NOPB	ACTIVE	SOT-23	DBV	5	1000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	LDQB	Samples
LP3985IM5-4.7	NRND	SOT-23	DBV	5	1000	TBD	Call TI	Call TI	-40 to 125	LDRB	
LP3985IM5-4.7/NOPB	ACTIVE	SOT-23	DBV	5	1000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	LDRB	Samples
LP3985IM5-5.0	NRND	SOT-23	DBV	5	1000	TBD	Call TI	Call TI	-40 to 125	LDSB	
LP3985IM5-5.0/NOPB	ACTIVE	SOT-23	DBV	5	1000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	LDSB	Samples
LP3985IM5X-2.5/NOPB	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	LCSB	Samples
LP3985IM5X-2.8/NOPB	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	LCJB	Samples
LP3985IM5X-285/NOPB	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	LCXB	Samples
LP3985IM5X-3.0	NRND	SOT-23	DBV	5	3000	TBD	Call TI	Call TI	-40 to 125	LCRB	
LP3985IM5X-3.0/NOPB	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	LCRB	Samples

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
LP3985IM5X-3.3	NRND	SOT-23	DBV	5	3000	TBD	Call TI	Call TI	-40 to 125	LDQB	
LP3985IM5X-3.3/NOPB	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	LDQB	Samples
LP3985IM5X-4.7/NOPB	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	LDRB	Samples
LP3985IM5X-5.0/NOPB	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	LDSB	Samples
LP3985ITL-2.5/NOPB	ACTIVE	DSBGA	YZR	5	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	5	Samples
LP3985ITL-2.6/NOPB	ACTIVE	DSBGA	YZR	5	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	5	Samples
LP3985ITL-2.7/NOPB	ACTIVE	DSBGA	YZR	5	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	5	Samples
LP3985ITL-2.8/NOPB	ACTIVE	DSBGA	YZR	5	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	5	Samples
LP3985ITL-2.9/NOPB	ACTIVE	DSBGA	YZR	5	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	5	Samples
LP3985ITL-285/NOPB	ACTIVE	DSBGA	YZR	5	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	5	Samples
LP3985ITL-3.0/NOPB	ACTIVE	DSBGA	YZR	5	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	5	Samples
LP3985ITL-3.1/NOPB	ACTIVE	DSBGA	YZR	5	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	5	Samples
LP3985ITL-3.2/NOPB	ACTIVE	DSBGA	YZR	5	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	5	Samples
LP3985ITL-3.3/NOPB	ACTIVE	DSBGA	YZR	5	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	5	Samples
LP3985ITL-4.75/NOPB	ACTIVE	DSBGA	YZR	5	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	5	Samples
LP3985ITL-4.8/NOPB	ACTIVE	DSBGA	YZR	5	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM		5	Samples
LP3985ITL-5.0/NOPB	ACTIVE	DSBGA	YZR	5	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	5	Samples
LP3985ITLX-2.5/NOPB	ACTIVE	DSBGA	YZR	5	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	5	Samples

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
LP3985ITLX-2.6/NOPB	ACTIVE	DSBGA	YZR	5	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	5	Samples
LP3985ITLX-2.7/NOPB	ACTIVE	DSBGA	YZR	5	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	5	Samples
LP3985ITLX-2.8/NOPB	ACTIVE	DSBGA	YZR	5	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	5	Samples
LP3985ITLX-2.9/NOPB	ACTIVE	DSBGA	YZR	5	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	5	Samples
LP3985ITLX-285/NOPB	ACTIVE	DSBGA	YZR	5	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	5	Samples
LP3985ITLX-3.0/NOPB	ACTIVE	DSBGA	YZR	5	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	5	Samples
LP3985ITLX-3.1/NOPB	ACTIVE	DSBGA	YZR	5	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	5	Samples
LP3985ITLX-3.2/NOPB	ACTIVE	DSBGA	YZR	5	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	5	Samples
LP3985ITLX-3.3/NOPB	ACTIVE	DSBGA	YZR	5	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	5	Samples
LP3985ITLX-4.75/NOPB	ACTIVE	DSBGA	YZR	5	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	5	Samples
LP3985ITLX-4.8/NOPB	ACTIVE	DSBGA	YZR	5	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM		5	Samples
LP3985ITLX-5.0/NOPB	ACTIVE	DSBGA	YZR	5	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	5	Samples

(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.


(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

REEL DIMENSIONS




TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LP3985IM5-2.5	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP3985IM5-2.5/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP3985IM5-2.7/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP3985IM5-2.8	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP3985IM5-2.8/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP3985IM5-2.9/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP3985IM5-3.0	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP3985IM5-3.0/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP3985IM5-3.2/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP3985IM5-3.3	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP3985IM5-3.3/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP3985IM5-4.7	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP3985IM5-4.7/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP3985IM5-5.0	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP3985IM5-5.0/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP3985IM5X-2.5/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP3985IM5X-2.8/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP3985IM5X-285/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LP3985IM5X-3.0	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP3985IM5X-3.0/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP3985IM5X-3.3	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP3985IM5X-3.3/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP3985IM5X-4.7/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP3985IM5X-5.0/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP3985ITL-2.5/NOPB	DSBGA	YZR	5	250	178.0	8.4	1.09	1.55	0.76	4.0	8.0	Q1
LP3985ITL-2.6/NOPB	DSBGA	YZR	5	250	178.0	8.4	1.09	1.55	0.76	4.0	8.0	Q1
LP3985ITL-2.7/NOPB	DSBGA	YZR	5	250	178.0	8.4	1.09	1.55	0.76	4.0	8.0	Q1
LP3985ITL-2.8/NOPB	DSBGA	YZR	5	250	178.0	8.4	1.09	1.55	0.76	4.0	8.0	Q1
LP3985ITL-2.9/NOPB	DSBGA	YZR	5	250	178.0	8.4	1.09	1.55	0.76	4.0	8.0	Q1
LP3985ITL-285/NOPB	DSBGA	YZR	5	250	178.0	8.4	1.09	1.55	0.76	4.0	8.0	Q1
LP3985ITL-3.0/NOPB	DSBGA	YZR	5	250	178.0	8.4	1.09	1.55	0.76	4.0	8.0	Q1
LP3985ITL-3.1/NOPB	DSBGA	YZR	5	250	178.0	8.4	1.09	1.55	0.76	4.0	8.0	Q1
LP3985ITL-3.2/NOPB	DSBGA	YZR	5	250	178.0	8.4	1.09	1.55	0.76	4.0	8.0	Q1
LP3985ITL-3.3/NOPB	DSBGA	YZR	5	250	178.0	8.4	1.09	1.55	0.76	4.0	8.0	Q1
LP3985ITL-4.75/NOPB	DSBGA	YZR	5	250	178.0	8.4	1.09	1.55	0.76	4.0	8.0	Q1
LP3985ITL-4.8/NOPB	DSBGA	YZR	5	250	178.0	8.4	1.09	1.55	0.76	4.0	8.0	Q1
LP3985ITL-5.0/NOPB	DSBGA	YZR	5	250	178.0	8.4	1.09	1.55	0.76	4.0	8.0	Q1
LP3985ITLX-2.5/NOPB	DSBGA	YZR	5	3000	178.0	8.4	1.09	1.55	0.76	4.0	8.0	Q1
LP3985ITLX-2.6/NOPB	DSBGA	YZR	5	3000	178.0	8.4	1.09	1.55	0.76	4.0	8.0	Q1
LP3985ITLX-2.7/NOPB	DSBGA	YZR	5	3000	178.0	8.4	1.09	1.55	0.76	4.0	8.0	Q1
LP3985ITLX-2.8/NOPB	DSBGA	YZR	5	3000	178.0	8.4	1.09	1.55	0.76	4.0	8.0	Q1
LP3985ITLX-2.9/NOPB	DSBGA	YZR	5	3000	178.0	8.4	1.09	1.55	0.76	4.0	8.0	Q1
LP3985ITLX-285/NOPB	DSBGA	YZR	5	3000	178.0	8.4	1.09	1.55	0.76	4.0	8.0	Q1
LP3985ITLX-3.0/NOPB	DSBGA	YZR	5	3000	178.0	8.4	1.09	1.55	0.76	4.0	8.0	Q1
LP3985ITLX-3.1/NOPB	DSBGA	YZR	5	3000	178.0	8.4	1.09	1.55	0.76	4.0	8.0	Q1
LP3985ITLX-3.2/NOPB	DSBGA	YZR	5	3000	178.0	8.4	1.09	1.55	0.76	4.0	8.0	Q1
LP3985ITLX-3.3/NOPB	DSBGA	YZR	5	3000	178.0	8.4	1.09	1.55	0.76	4.0	8.0	Q1
LP3985ITLX-4.75/NOPB	DSBGA	YZR	5	3000	178.0	8.4	1.09	1.55	0.76	4.0	8.0	Q1
LP3985ITLX-4.8/NOPB	DSBGA	YZR	5	3000	178.0	8.4	1.09	1.55	0.76	4.0	8.0	Q1
LP3985ITLX-5.0/NOPB	DSBGA	YZR	5	3000	178.0	8.4	1.09	1.55	0.76	4.0	8.0	Q1

TAPE AND REEL BOX DIMENSIONS




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LP3985IM5-2.5	SOT-23	DBV	5	1000	210.0	185.0	35.0
LP3985IM5-2.5/NOPB	SOT-23	DBV	5	1000	210.0	185.0	35.0
LP3985IM5-2.7/NOPB	SOT-23	DBV	5	1000	210.0	185.0	35.0
LP3985IM5-2.8	SOT-23	DBV	5	1000	210.0	185.0	35.0
LP3985IM5-2.8/NOPB	SOT-23	DBV	5	1000	210.0	185.0	35.0
LP3985IM5-2.9/NOPB	SOT-23	DBV	5	1000	210.0	185.0	35.0
LP3985IM5-3.0	SOT-23	DBV	5	1000	210.0	185.0	35.0
LP3985IM5-3.0/NOPB	SOT-23	DBV	5	1000	210.0	185.0	35.0
LP3985IM5-3.2/NOPB	SOT-23	DBV	5	1000	210.0	185.0	35.0
LP3985IM5-3.3	SOT-23	DBV	5	1000	210.0	185.0	35.0
LP3985IM5-3.3/NOPB	SOT-23	DBV	5	1000	210.0	185.0	35.0
LP3985IM5-4.7	SOT-23	DBV	5	1000	210.0	185.0	35.0
LP3985IM5-4.7/NOPB	SOT-23	DBV	5	1000	210.0	185.0	35.0
LP3985IM5-5.0	SOT-23	DBV	5	1000	210.0	185.0	35.0
LP3985IM5-5.0/NOPB	SOT-23	DBV	5	1000	210.0	185.0	35.0
LP3985IM5X-2.5/NOPB	SOT-23	DBV	5	3000	210.0	185.0	35.0
LP3985IM5X-2.8/NOPB	SOT-23	DBV	5	3000	210.0	185.0	35.0
LP3985IM5X-285/NOPB	SOT-23	DBV	5	3000	210.0	185.0	35.0
LP3985IM5X-3.0	SOT-23	DBV	5	3000	210.0	185.0	35.0
LP3985IM5X-3.0/NOPB	SOT-23	DBV	5	3000	210.0	185.0	35.0

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LP3985IM5X-3.3	SOT-23	DBV	5	3000	210.0	185.0	35.0
LP3985IM5X-3.3/NOPB	SOT-23	DBV	5	3000	210.0	185.0	35.0
LP3985IM5X-4.7/NOPB	SOT-23	DBV	5	3000	210.0	185.0	35.0
LP3985IM5X-5.0/NOPB	SOT-23	DBV	5	3000	210.0	185.0	35.0
LP3985ITL-2.5/NOPB	DSBGA	YZR	5	250	210.0	185.0	35.0
LP3985ITL-2.6/NOPB	DSBGA	YZR	5	250	210.0	185.0	35.0
LP3985ITL-2.7/NOPB	DSBGA	YZR	5	250	210.0	185.0	35.0
LP3985ITL-2.8/NOPB	DSBGA	YZR	5	250	210.0	185.0	35.0
LP3985ITL-2.9/NOPB	DSBGA	YZR	5	250	210.0	185.0	35.0
LP3985ITL-285/NOPB	DSBGA	YZR	5	250	210.0	185.0	35.0
LP3985ITL-3.0/NOPB	DSBGA	YZR	5	250	210.0	185.0	35.0
LP3985ITL-3.1/NOPB	DSBGA	YZR	5	250	210.0	185.0	35.0
LP3985ITL-3.2/NOPB	DSBGA	YZR	5	250	210.0	185.0	35.0
LP3985ITL-3.3/NOPB	DSBGA	YZR	5	250	210.0	185.0	35.0
LP3985ITL-4.75/NOPB	DSBGA	YZR	5	250	210.0	185.0	35.0
LP3985ITL-4.8/NOPB	DSBGA	YZR	5	250	210.0	185.0	35.0
LP3985ITL-5.0/NOPB	DSBGA	YZR	5	250	210.0	185.0	35.0
LP3985ITLX-2.5/NOPB	DSBGA	YZR	5	3000	210.0	185.0	35.0
LP3985ITLX-2.6/NOPB	DSBGA	YZR	5	3000	210.0	185.0	35.0
LP3985ITLX-2.7/NOPB	DSBGA	YZR	5	3000	210.0	185.0	35.0
LP3985ITLX-2.8/NOPB	DSBGA	YZR	5	3000	210.0	185.0	35.0
LP3985ITLX-2.9/NOPB	DSBGA	YZR	5	3000	210.0	185.0	35.0
LP3985ITLX-285/NOPB	DSBGA	YZR	5	3000	210.0	185.0	35.0
LP3985ITLX-3.0/NOPB	DSBGA	YZR	5	3000	210.0	185.0	35.0
LP3985ITLX-3.1/NOPB	DSBGA	YZR	5	3000	210.0	185.0	35.0
LP3985ITLX-3.2/NOPB	DSBGA	YZR	5	3000	210.0	185.0	35.0
LP3985ITLX-3.3/NOPB	DSBGA	YZR	5	3000	210.0	185.0	35.0
LP3985ITLX-4.75/NOPB	DSBGA	YZR	5	3000	210.0	185.0	35.0
LP3985ITLX-4.8/NOPB	DSBGA	YZR	5	3000	210.0	185.0	35.0
LP3985ITLX-5.0/NOPB	DSBGA	YZR	5	3000	210.0	185.0	35.0


DBV (R–PDSO–G5) PLASTIC SMALL–OUTLINE PACKAGE



4073253–4/L 08/2013


NOTES:
A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
D. Falls within JEDEC MO–178 Variation AA.

DBV (R–PDSO–G5) PLASTIC SMALL OUTLINE



NOTES:
A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
D. Publication IPC–7351 is recommended for alternate designs.
E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC–7525 for other stencil recommendations.

YZR0005



D: Max = 1.502 mm, Min =1.441 mm

E: Max = 1.045 mm, Min =0.984 mm

4215043/A 12/12

NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
B. This drawing is subject to change without notice.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as “components”) are sold subject to TI’s terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI’s terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers’ products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers’ products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI’s goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or “enhanced plastic” are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have ***not*** been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		**Applications**	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	**TI E2E Community**	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconnectivity		

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2014, Texas Instruments Incorporated